


10<del>--3</del>01



Report 013376-9-M

LEVEL

0

# THE 1979 TOWED SOURCE EXPERIMENT SIGNAL GENERATOR

K. Metzger, Jr.

L. W. Von Wald

DTICTE SEP 5 880

COOLEY ELECTRONICS LABORATORY

Department of Electrical and Computer Engineering
The University of Market State
Ann Arbor, Michigan 48109

December 1979

Technical Memorandum No. 116

Ine Ruth H. Hooker Technical Library
Approved for public release; distribution unlimited PR 2 8 1980

Prepared for OFFICE OF NAVAL RESEARCH Department of the Navy Arlington, Virginia 22217 Navai Kesearch Laboratory

This document has been approved for public release and sale; its distribution is unlimited.

F PILE COP

AD A 088757

80 9 3 008

DEBOOT DOCUMENTATION DACE	READ INSTRUCTIONS
REPORT DOCUMENTATION PAGE  1. REPORT NUMBER  2. GOVY ACCESSION HO.	BEFORE COMPLETING FORM  3. RECIPIENT'S CAYALOG HUMBER
	757
THE 1979 TOWED SOURCE EXPERIMENT SIGNAL GENERATOR	Technical Memorandum  4. Pzaponning ong, nepont Number
2. 4079000	TM116 - A. CONTRACT ON GRANT NUMBER(2)
K./Metzger, Jr. L. W./Von Wald	NØØØ14-75-C-Ø175
2. PERFORMING ORGANIZATION HAME AND ADDRESS COOLEY Electronics Laboratory University of Michigan Ann Arbor, Michigan 48109	Dec 71
Office Of Naval Research	December 1979
Department of the Navy Arlington, Virginia 22217	68
14 CEL-TM-1163	13. SECUMITY CLASS. (of this copon)
013376-9-M	ISA DECLASSIFICATION/DOWNGRADING
18- DISTRIBUTION STATEMENT (OF INTO Report)	
Approved for public release; distribution	unlimited.
17. DISTRIBUTION STATEMENT (of the abotract enlared in Block 20, if dillorent free	n Report)
16. SUPPLEMENTARY MOTES	•
19. KEY WORDS (Continue on receive side if necessary and identify by block number) SGEN79 Signal generator Towed source experiment PANOIC WHAMMO	
10. ABSTRACT (Continue on severe olde il necessary and identify by bleck mumber)	
SGEN79 is the signal generator designer source experiment conducted during June of this generator can be made up of the sum of selectable waveforms. The amplitude of each dividually adjusted. The unit provides a conce every four hours. Clock timing can be oven-controlled crystal or from an external	1979. The output of f as many as six switch ch waveform can be in-quiet period of 20 minutes derived from an internal
DD 1 JAN 73 1473 EDITION OF 1 HOV 43 18 CH30LETE	097400 x

SECURITY CLASSIFICATION OF

20.			
> Self-metering	capabilities are	provided	d.
. •			
			•
•			
			•
			•
•	• • 1		
	•		
			• •
•			
•			
· .			

# TABLE OF CONTENTS

	page
1. Introduction	1
2. Front Panel Description	2
3. Operating Procedure	6
4. Adjustment	8
<ul><li>4.1 Setting up the Waveformer Boards</li><li>4.2 Setting up the Oscillator</li></ul>	8 8
5. Internals	10
<ul> <li>5.1 Wire-Wrap Panel</li> <li>5.2 Waveformer Board Description</li> <li>5.2.1 Board Configuration</li> <li>5.2.2 Headers</li> <li>5.3 Summer/Metering Board</li> </ul>	11 13 14 15 16
Appendix A: Wire-Wrap Panel Diagrams	17
Appendix B: Waveformer Board Diagrams	29
Appendix C: Summer/metering Board Diagrams	33
Appendix D: Cable Pin Assignments	37
Appendix E: Data Sheets	41

Acces	sion For	
NTIS DDC TA Unamed Justin	ub 🔲	
Ву		
	Inbility Codes	
Dist	Availand/or special	
A		

## **ACRONYMS**

The following acronyms are used in this report:

**PANOIC** 

A towed source experiment in the Pacific conducted in the summer of 1977. The 7 digit sequence used in the 1979 towed source experiment was the same as that used in PANOIC. The digit duration was reduced to 64 carrier cycles per digit.

**WHAMMO** 

Refers to an augmented linear maximal sequence based transmission that is used in propagation studies performed by the Institute for Acoustic Research.

### 1. Introduction

SGEN79 is the signal generator designed for use in the towed source experiment conducted during June of 1979. The output of this generator can be made up of the sum of as many as six switch selectable waveforms. The amplitude of each waveform can be individually adjusted. The unit provides a guiet period of 20 minutes once every four hours. Clock timing can be derived from an internal oven-controlled crystal or from an external 1 or 5 MHz reference. Selfmetering capabilities are provided.

As configured for the June experiment, the following waveforms are provided:

- Channel 1..A 7 digit linear maximal sequence is used to phase modulate a sinusoidal carrier using CM (+-45 degrees) modulation. The duration of each digit corresponds to 64 cycles of carrier. The sequence chosen was the same one used in the PANOIC-77 experiment. This seven digit sequence is 1001011.
- Channel 2..A 512-digit augmented linear maximal sequence is used to modulate a sinusoidal carrier using CM (+-45 degrees) modulation. The sequence used to modulate the carrier is the one used by the Institute for Acoustic Research in their WHAMMO transmission. The sequence law setting on the BCSG-76 for this sequence is 01257.
- Channel 3..A 255-digit linear maximal sequence is used to modulate a sinusoidal carrier using biphase (+-180 degrees) modulation. The duration of each digit corresponds to 250 cycles of carrier. The sequence law setting on the BCSG-76 for the sequence used is 00455.

Channel 4..A CW sinusoid.

The second secon

Channel 5..A CW sinusoid.

Channel 6..A CW sinusoid. The frequency is determined by the front panel selector switch setting. Provision is made for two frequencies. The clock divide factors for these two frequencies must be preprogrammed into a ROM contained on the associated waveform generator board.

The carrier frequencies of the individual channels can be set to values in the range of 31,250 Hz to 3.125 Hz. The frequencies correspond to 1 MHz divided by 32 times an integer in the range of 1 thru 9999.

## 2. Front Panel Description

The signal generator front panel is shown in Figure 2.1. This section describes the function of the indicators and controls on this panel.




Figure 2.1. SGEN79 Front Panel

## AC/ON Toggle Switch

This switch is used to turn on and off the line power to the generator. The line power is on when the switch is in the up position.

## BAT/ON Toggle Switch

This switch is used to connect the backup battery supply to the uninterruptible power supply. When this switch is in the up position, the battery is connected and the generator is powered. Normally this switch should only be in the up position when the AC/ON switch is on. The anticipated battery capacity of the SGEN79 battery supply is from one to two hours.

#### +5 LED

This indicator indicates when the +5 supply is operating. If it is off, it is very likely that the +5 volt supply is not operational. It is not intended to be able to indicate a low voltage situation.

## +15 LED

This indicator indicates when the +15 supply is operating. If it is off, it is very likely that the +15 volt supply is not operational. It is not intended to be able to indicate a low voltage situation.

#### -15 LED

This indicator indicates when the -15 supply is operating. If it is off, it is very likely that the -15 volt supply is not operational. It is not intended to be able to indicate a low voltage situation.

## RUN/RESET Toggle Switch

When this toggle switch is in the down (RESET) position, the generator is held in its reset state. All internal timing is suspended and the outputs of any enabled D/A converters are at their maximum values. The off period timer is also reset.

While the generator is in the reset state, the signal output is held at the peak negative excursion value as determined by the level pot settings.

Placing this switch into the up (RUN) position allows normal operation to start. The off period timer starts operation the moment the switch is placed into the RUN position. The first off period will be 3 hours and 40 minutes from this time. The duration of the off period will be 20 minutes. Off periods repeat every four hours (exactly).

#### EXT RESET IN BNC Connector

This connector makes provision for use of an external signal to reset the generator. To use this input first insure that the RUN/RESET toggle switch is in the RUN position. This input requires a standard TTL compatible drive. A pull-up resistor is provided. Grounding the input causes the unit to enter the reset state. This state is maintained until the ground condition is released. The external BNC signal may then be removed without affecting the unit.

## FREQ ADJ Potentiometer

This 10-turn pot is used when setting up the operating frequency of the internal oscillator. The adjustment range is approximately +-1 part in 10^7. The use of this pot is described in the section entitled "Setting the Internal Oscillator."

## CLOCK SELECT Rotary Switch

The time base used in this generator can come from three possible sources. These include an internal oven stabilized oscillator, an external 5 MHz source or an external 1 MHz source. It is anticipated that the internal oscillator will normally be used.

## 5 MHz IN BNC Connector

An external 5 MHz timing signal can be applied here. This signal must be TTL compatible.

#### 1 MHz IN BNC Connector

An external 1 MHz timing signal can be applied here. This signal must be TTL compatible.

## CHANNEL ENABLE Toggle Switches 1-6

Each toggle switch turns on or off the D/A converter associated with the indicated channel. A switch in the down position turns off the converter. A switch in the up position turns on the associated converter. These switches do not affect the timing associated with the waveform generation.

The switches for channels 1 and 2 are wired so that when both are in the up position an alarm will sound. This was done because the PANOIC and WHAMMO signals are not to be run at the same time due to transducer power limitations and experiment procedures at the receiving sites. At the sites, only one of these signals could be processed at a given time.

#### LEVEL Potentiometers 1-6

These six pots are used to adjust the levels of the associated signals. Rotating clockwise increases the signal level. The maximum output contribution from a single channel is 0.701 volts rms.

### METER Rotary Switch

This switch is used to select the signal to be applied to the metering circuitry. Positions 1-6 correspond to channels 1 thru 6. Position 0 corresponds to the summed output signal. Channels can only be metered if they are enabled.

## VOLTS/MV Toggle Switch

This switch sets the meter sensitivity. The meter display contains three digits. With this switch in the VOLTS position, the display is in volts with the decimal point following the left most digit. With this switch in the MV position, the display is in millivolts with the decimal point following the right most digit.

## METER Display

This is a three digit meter. The circuit driving it consists of a full-wave rectifier followed by a two-pole low pass filter. It is calibrated to convert average ac sinusiod levels into rms values. It is not a true rms

meter. Although the display has three digits, it is not fully accurate to that degree.

SELECTOR A/E Toggle Switch

This switch is used to select between two possible operating frequencies for channel 6. The divide factors for the two frequencies are contained in a ROM located on the channel 6 waveform generator board. The channel 6 frequencies can be changed by inserting new ROMs which have been programmed with the desired divide factors. The waveform generator board for channel 6 was modified in order to be controlled by this switch.

ACTIVE LED

This LED is lit when the generator is actively producing an output waveform as determined by the settings of the channel enable toggle switches. It is off when the generator is in a 20-minute guiet period or when the generator is in the reset state.

QUIET LED

This LED is lit when the generator is in the 20-minute quiet period. It is off when the generator is in its active period or when the generator is in the reset state.

1 MHz OUT BNC Connector

A 1 MHz TTL compatible square wave is available here. This waveform is provided for use in adjusting the internal oscillator.

100KHz OUT BNC Connector

A 100 KHz TTL compatible square wave is available here. This waveform is provided for use in adjusting the internal oscillator.

SIG OUT BNC Connectors

These two BNC connectors are wired in parallel. The signal produced by the generator is available on these two connectors. The generator is capable of driving into 600 ohms.

## 3. Operating Procedure

- 1. Plug the unit in and turn on the AC power.
- If the unit contains a battery backup supply, turn on the BATTERY switch. This places the backup batteries into the circuit.
- 3. Set the CLOCK SELECT switch to choose the desired clock source. This will normally be the INT position. The internal oscillator requires approximately 20 to 30 minutes to warm up and stabilize to a part in 10°8. It is assumed that the internal clock has been previously trimmed.
- 4. Place the RUN/RESET switch into the RESET position. This completely resets the internal timing circuits and holds the unit in the off state.
- 5. Place the 6 CHANNEL ENABLE switches in the down position. This turns off the outputs of the 6 internal waveform generators.
- Place the SELECTOR switch into the A or B position as required.
- 7. At a convenient time (most likely at the start of an hour divisible by 4, e.g., 0400 or 1200) place the RUN/RESET switch in the RUN position. This enables the internal clocking and allows the output waveforms to be generated. The first off period will be 3 hours and 40 minutes from the time at which the switch is moved from the RESET to the RUN position. Off periods are spaced exactly four hours apart.
- 8. Set up the signal levels as required by the experiment plan.

The level setup can be performed using the source transducer monitor (the preferred way) or using the internal metering of the generator.

Turn on the channel 1 output by placing the channel 1 ENABLE toggle switch in the up position. Adjust the channel 1 level 10-turn pot to obtain the desired level as monitored at the transducer output or as read on the generator meter. Return the channel 1 toggle switch to the down position. The meter channel selector switch should be in the 0 position when making this adjustment. Note that while the meter reads to three significant figures, the metering circuit was built using 1 % parts.

Repeat the above procedure for channels 2 thru 6. This completes the setup.

9. Turn on the channels required for the current segment of the experiment. This is done by placing the CHANNEL ENABLE toggle switches of the desired channels into the up position.

If an attempt is made to enable both channels 1 and 2 at the same time, an alarm will sound. The procedure to follow when switching between the PANOIC signal (channel 1) and the WHAMMO signal (channel 2) is to first place both the channel 1 and 2 toggle switches in the down position and then place the enable switch of the desired waveform into the up position.

## 4. Adjustment

The trim adjustments provided in the generator consist of the waveform generator boards' gain and dc offsets and the oven stabilized oscillator's frequency.

## 4.1 Setting up the Waveformer Boards

Each waveformer board has two adjustment potentiometers. One of these is used to trim the output D/A converter gain, and the other is used to trim the D/A converter offset voltage. A test point is provided at the front of each board which can be used to monitor the D/A converter output. A top view of the waveformer board showing the locations of the trim pots and the test point is given in Fig. 4.1.




Figure 4.1. Adjustment and test point location

Connect a digital voltmeter between the test point on the board being adjusted and the ground of the +-15 volt supply. Place the RUN/RESET switch on the generator front panel into the RESET position and place the channel select switch for the board being adjusted in the down position. The voltmeter now reads the dc offset voltage. Adjust the pot closest to the test point to reduce the dc offset to 2 millivolts or less. Next place the channel select switch for that board in the up position. The RUN/RESET switch should be left in the RESET position. The D/A converter output is now at its maximum value. Adjust the gain pot to get a reading of 4.971 volts.

## 4.2 Setting the Internal Oscillator

The internal frequency reference is an oven stabilized crystal oscillator. Two adjustment points exist for this unit. The first is located within the oscillator itself. This one controls the oscillation frequency by adjusting the oven temperature. This adjustment has a wide range of tuning capability; however, with proper care, it can be used to set the operating frequency to within a part in 10°8. The second adjustment is via a 10-turn pot mounted on the front panel. The range of this adjustment is about 2 parts in 10°7.

The following procedure is suggested when adjusting the oscillator frequency.

- Apply power to the oscillator and allow it to temperature stabilize for 20 to 30 minutes. The access plug located on top of the oscillator must be in place.
- 2. Synchronize an oscilloscope to an external 1 MHz reference and display the 1 MHz output. The display will appear to drift left if the oscillator frequency is higher than that of the reference and will drift to the right if it is lower than that of the reference. The rate of the drift indicates the relative frequency offset. One cycle in 1 second at 1 Mhz indicates an offset of 1 part in 10<sup>6</sup>. If it takes 10 seconds to drift one cycle then the offset is 1 part in 10<sup>7</sup>; 100 seconds to drift one cycle indicates an offset of 1 part in 10<sup>8</sup>.
- 3. Position the 10-turn pot to its mid-range position and use the scope to estimate the frequency offset between the oscillator and the reference. If this offset is greater than about +-1 part in 10^7 then it will probably be necessary to make an initial adjustment of the oscillator oven.
- 4. To adjust the oven, remove the access screw and slightly rotate the adjustment screw inside the oscillator module. Rotating this screw clockwise lowers the oscillator frequency. Replace the access screw and allow 5 to 10 minutes for the oscillator to restabilize. After an adjustment the frequency increases slightly and then slowly comes down to the adjusted value.

Using this procedure it is possible to set the oscillator to at least 1 part in 10°8 in about 30 to 40 minutes.

5. Once the oscillator has been brought into range via the oven adjustment, small tweak adjustments can be made using the 10 turn pot located on the front panel. Turn the pot clockwise to increase the oscillator frequency.

## 5. Internals

The generator contains five major subassemblies. These are:

Wire-Wrap panel.

This panel contains the sequence generators and timing circuitry for the four-hour schedule. It also provides the interconnections between the waveform generator boards, the front panel and the power supply. The panel is a 60-position AUGAT model 8136-PG21-60 panel.

Waveform Generator Boards

The input to these boards consists of a 1 MHz clock and a phase control signal. The 1 MHz clock is divided by a four digit BCD countdown. The output of the count down is then used to drive a divide-by-32 counter. The states of the divide-by-32 are used to address a read-only memory in which the samples of one period of a sine wave have been stored. The amplitudes of the samples are quantized to eight bits. The ROM outputs are gated to the D/A converter that generates the output waveform. The frequency of the output sinusoid is 1 MHz divided by 32 times the BCD divide factor.

A total of six waveformer boards were fashioned into a stack and were mounted next to the wire-wrap panel. The individual boards were connected to the wire-wrap panel using 16 conductor ribbon cables.

The board for channel 6 was modified by the addition of a pair of ROMS which were used to select between two possible divide factors.

Summer/Metering Board

This board accepts the outputs of the six level adjust pots and sums the signals to generate the output waveform. The circuitry used to generate the metering voltage is also contained on this board. The metering consisted of full wave rectifying the selected waveform and displaying the resulting average value. The metering is not true rms.

Oscillator


The oscillator is a VECTRON oven stabilized crystal oscillator set at a frequency of 16 MHz.

Power Supply

The power supply was to be a Semiconductor Circuits uninterrupible supply along with a 12-volt battery

pack. The UPS supplies did not arrive in time for inclusion. A Standard Power power supply was used instead. These units were purchased off the shelf at a local distributer.

The layout of the generator internals is shown in Figure 5.1. This figure is not drawn to scale.



Front Panel

Figure 5.1. Generator internal component layout

## 5.1 Wire-Wrap Panel

This panel contains the circuitry needed to

- 1. distribute +5 and -5 volts to the waveform generator
   and summer/metering boards
- implement the channel enable, run/reset and four-hour schedule functions
- 3. generate the required modulating sequences
- 4. route the analog output signals from the waveform generator boards to the level adjustment pots
- 5. divide the various possible clock frequencies to 1 MHz

The diagrams describing the wire-wrap panel logic are contained in Appendix A.

The wire-wrap panel contains three binary sequence generators.

The first is a ROM based generator that can be used to generate sequences containing as many as 32 digits. The number of carrier cycles per digit is hardwired to be 64. This number can be changed to values in the range of 1 thru 256, which are powers of 2, by moving one wire. In order to generate the PANOIC sequence the ROM contents are

Address	Contents
00	00100001
01	00000010
02	00000011
03	00100100
04	00000101
05	00100110
06	00100000

The low five bits select the next address to be read out of the ROM. The sixth bit from the right is the sequence bit used to generate the current digit. The top two bits are not used.

The second generator is used to generate the so-called WHAMMO signal. This is an augmented linear maximal sequence containing 512 digits. The setting on the BCSG-76 that will generate this sequence is 01257. The number of carrier cycles per digit is hardwired to be four. By changing one wire the number of cycles per digit can be set to 1, 2, 4, 8 or 16.

The third generator produces a 255-digit linear maximal sequence. The BCSG-76 setting corresponding to this sequence is 00455. The number of carrier cycles per digit is header selected and can be any value in the range of 1 thru 999.

The four-hour scheduler consists of a number of cascaded divide chains. First the 1 MHz clock is counted down by 10^8 in order to get a 0.01 Hz clock. This clock is divided by 12 to provide a clock that ticks every 20 minutes. The 20-minute period clock is divided by 12 in order to get a clock that has a four-hour period. The four-hour counter counts in 20-minute steps from 0 to 11. When the counter is in state 11, the waveform board outputs are turned off giving the quiet period. The counter goes from state 11 into state 0 on the next 20-minute tick.

External connections are made from the wire-wrap panel via cables listed below:

A01	channel 1 waveform board
B01	channel 2 waveform board
B02	channel 3 waveform board
B03	channel 4 waveform board
B04	channel 5 waveform boards
A27	connects power to the summer/metering board
A30	+-15 volt power supply

- AJ1 channel selector switches
- AJ2 level adjust potentiometers
- BJ1 miscellaneous front panel functions

## 5.2 Waveformer Board Description

The organization of the waveform generator boards used in the SGEN79 generator is shown in Figure 5.2. (The reset logic is not included.) Appendix B contains the diagrams that describe the logic contained on these boards.




Figure 5.2. Waveformer board organization

The input clock is at a frequency of 1 MHz. This clock is divided using a four-digit BCD counter. The count factor is settable in the range from 1 thru 9999. The output of the BCD divider drives a divide-by-32.

The divide-by-32 is implemented using a binary up/down counter. The direction of count is determined by a logic signal originating off board. The five bits in the up/down counter are used to address a ROM. This ROM contains 32 8-bit samples of a sine wave. The counter also drives a comparator. When the count matches a preset value (set by a header or dip switch), a pulse is generated. This pulse can be used to drive off-board circuitry which counts carrier cycles and generates the up/down count enabling signal.

The clock used to drive the divide-by-32 is also used to drive a divide-by-8. The output of this counter is at four times the output sinusoid's carrier frequency. This feature was not used in the SGEN79 unit.

The ROM output is connected through a set of gates to the D/A converter. The gates are used to turn on and off the output without affecting the timing counts.

The contents of the sinusoid generating ROM are tabulated below.

Addr	Contents	Addr	Contents
00	01111111	20	10000001
01	01111101	21	10000011
02	01110101	22	10001011
03	01101010	23	10010110
04	01011010	24	10100110
05	01000111	25	10111001
06	00110001	26	11001111
07	00011001	27	11100111
10	0000000	30	00000000
11	11100111	31	00011001
12	11001111	32	00110001
13	10111001	33	01000111
14	10100110	34	01011010
15	10010110	35	01101010
16	10001011	36	01110101
17	10000011	37	01111101

The addresses are expressed as octal numbers and the contents as binary values.

## 5.2.1 Board Configuration

The waveform generator boards are assembled together into a stack. The stack is connected to the wire-wrap panel using six 16 wire cables. The signal assignments of the six boards are:

### Bottom board

Signal channel 2, WHAMMO transmission. Modulation is CM. Connects to position B0l of the wire-wrap panel.

### Board 2 from bottom

Signal channel 3, sequence transmission. Modulation is BM. Connects to position B02 of the wire-wrap panel.

### Board 3 from bottom

Signal channel 4, CW signal. Connects to B03 of the wire-wrap panel.

### Board 4 from bottom

Signal channel 5, CW signal. Connects to B04 of the wire-wrap panel.

## Next to top board

Signal channel 6. CW signal. Divide factor selected out of a ROM using a front panel switch. Connects to B05 of the wire-wrap panel.

## Top Board

Signal channel 1. PANOIC signal. Modulation is CM. Connects to A01 of the wire-wrap panel.

### 5.2.2 Headers

The clock divide factor settings are determined by the presence and absence of jumper wires mounted on headers. The presence of a wire represents a logical 0 and the absence represents a logical 1. The divide factors are expressed as BCD numbers. The divide factor can range from 1 thru 9999. Two headers are used to set the divide factor. Each header corresponds to two BCD digits of information. In the examples below the divide factors read from bottom (most significant digit) to top (least significant digit).

divide by	210	divide by	138	divide by 57	4
116	•	116	•	116	
215	•	215	•	215	
314	•	314	•	3 14	
413	•	4 13	•	413	
5 12	•	5 12	•	5 12	
611	•	6 11	•	6 11	
710	•	710	•	7 10	
8 9	•	8 9	•	8 9	
116	•	1 16	•	1 16	
2 15	•	215	•	215	
314	•	314	•	3 14	
413	•	413	•	413	
512	•	512	•	512	
611	•	611	•	611	
710	•	710	•	710	
89	•	89	•	89	

The modulation angle is set using wire jumpers mounted on a single dip header. The presence of a wire indicates a logical 1 and the absence of a wire indicates a logical 0.

CM	mod		BM :	bom
1	16	•	1	16
2	15	•	2	15
2 3	14	•	3	14
4	13	•	4	13
5	12	•	5	12
6	11	•	6	11
7	10	•	7	10
8	9	•	8	9

## 5.3 Summer/Metering Board

The summer/metering board is built on a piece of perf board which is mounted on the back of the SGEN79 front panel. Time did not allow having a proper printed circuit board made for this circuit. The board was mounted on the back of the front panel in an attempt to minimize crosstalk between the analog and digital parts of the generator. This attempt was largely successful. Appendix C contains the diagrams describing the circuits contained on this board.

The D/A converter outputs of the waveform boards are connected to the level adjust pots located on the front panel. The wipers on these pots feed unity gain buffer amplifiers on the metering board. The buffers are used to provide low impedance signals which isolate the pot settings from loading by the summer amplifier and the metering circuitry. These amplifiers were probably unnecessary.

The buffer amplifier outputs are summed together using an inverting "amplifier" with a gain of 1/5. This value of gain allowed the outputs of the 6 channels to be summed without having to worry about the output amplifier clipping. The output of the summer amplifier is buffered using a complementary symmetric pair of transistors inside of the feedback loop.

The buffer outputs are also connected to a rotary switch that is used to select channels for metering. A gain of 1/5 is used in the metering circuitry when one of the individual channels is to be metered. This was done to place the same gain on the individual channels as on the summed waveform.

The waveform selected for metering drives a unity gain amplifier when using the millivolt range and a gain of 1/10 amplifier when using the volt range. The meter amplifier output is ac coupled into a full wave rectifier. The output of the rectifier is low pass filtered with the resulting output driving an Analog Devices digital panel meter. The low pass filter was implemented using a Sellin-Key two-pole low pass configuration with a nominal cut-off frequency of 2 Hz.


The National Semiconductor LM308A op amp was used throughout this circuit because of its low offset voltage, low bias current and excellent stability properties.

Connections to the summer/metering board are:


- A2 power from wire-wrap panel position A27
- A3 driver transistors, output signal, meter connections
- El channel metering rotary selector switch
- E2 channel metering rotary selector switch
- E3 level adjust potentiometer wipers

Appendix A: Wire-Wrap Panel Diagrams






THIS PAGE IS BEST QUALITY PRACTICABLE



THIS PAREAL OF TOP PULTY PRACTICABLES FROM COST ASSESSMENT TO ABC



Diness . to his

1	1
- (	C
	×
1	t
1	
i	
ì	ī
1	ķ,
- 2	ě
•	۰
•	Ξ
- 5	F
•	۲.
•	٠
	8
•	ľ
1	,
•	١
Ċ	2
	_
	ŝ
•	ı
•	ń

The second secon

<b>8 4</b>	0-1004 0-1004 0-1004 0-1004 0-1004 0-1004 0-1004 0-1004	76.37	6.	1-1674 2-1674 3-1674 4-514 5-141 6-1472 6-1472 6-1472 6-1472	* *	5	0-10198 1-P* 2-CIKCLR* 3-102356 5- 5- 6- 7-P* 7-P*	390
	17-80058 16-83058 15-188CLK+ 18-188CLK+ 13-186CLK+ 11-CLR+ 10-BRCLR+		•	17-80108 16-80108 15-18- 13-82014 13-82014 11-81024 11-81024	7104	◀	17-H0158 16-H0158 15-H0 13-M0 12-H0 11- 10-	74390
•	OF STANDARD OF STA	RESHRT	6 1	0-10138 1-2-3- 3-4-80098 5-1688 6-1688 8-10138	78193	A18	0-10-10-10-10-10-10-10-10-10-10-10-10-10	96
•	17-#00 15-#85 (GRE) 18-18-18-18-18-18-18-18-18-18-18-18-18-1	e.	7	17-R009# 16-R009# 11-R009# 11-R009# 10-	12	-	17-10148 15-30 14-CLKCLR 13-64 12-14 11-10-	74390
e 4	0-10024 	•	•	0-L0128 1-8+ 2-CLRCLR+ 3-100KH+ 3-14HCLR+ 5- 6- 8-L0128	06	A13	0-10178 1-8+ 3-10- 4-00- 5- 6- 6- 8-10178	96
	17-40034 16-10034 15-11034 13-11-11-11-11-11-11-11-11-11-11-11-11-1	7408	<	17-80089 15-80089 17-13-112-58114 11-10-9-21154	74390	-	17-80 139 16-80 139 15-74 11-61 12-84 11-8	74390
~	0-10019 1-Skopp1- 2-Allopp- 4-Skopp1- 4-Skopp1- 5-Allopp- 5-QE2- 7-L0019 8-	<b>9</b> .	•	0-10118 1-18(116- 2-118(16- 3-28(16- 3-28(16- 5-18(15- 5-28(16- 6-28(16- 1-10118- 8-	ç	A 12	0-10-10-10-10-10-10-10-10-10-10-10-10-10	06
⋖	15-40028 15-410028 15-410028 14-530278- 13-50278- 11-540773- 10-01213-	7408	~	17-H007e 16-H007e 14- 13- 12-14R1- 11-ER1-	7402	4	17-H0128 16-R0128 15-B+ 13-CCLRCIP+ 13-C- 12-14HCLR+ 11-	74390
-	0-100% 1-01% 2-14 2-15 2-16 5-100% 5-100% 7-100%	*	œ	0-10108 1-1MCLK+ 2-1MCLK+ 3-01ML- 8-10100 5-01P- 6-MLOFF+ 1-55130- 8-10198	25	A11	0-10159 1-18116- 2-1817- 3-111079- 5-111079- 6-111079- 6-111079- 9-	4
	17-M7918 16-19018 14-50098 13- 12-0091- 11-00-11- 11-00-11-	ara a	₹	17-17-058 15-17-17-17-17-18-18-18-18-18-18-18-18-18-18-18-18-18-	75452	77113 77117 7717-	17-80119 16-80119 15-1481- 15-1385285 12- 11-	7627

120	0-1024 1-1024 1-1024 1-1024 1-1024 1-1024 1-1024 1-1024	79161	0-10-25 		0-1028 3-1015 3-115 1-15 1-15 1-15 1-15 1-15 1-15 1		
	0-1024 1-1024 3-1024 6-1024 7-8020		125		10 TO	0-10-10-10-10-10-10-10-10-10-10-10-10-10	HILDRR
	17-80200 16-80200 15-80200 13-22-12-12-12-12-11-26-10-10-10-10-10-10-10-10-10-10-10-10-10-		-	17-80234 16-80234 15-C8+ 19-END20+ 11-END20+ 11-BARUAL- 9-ALLOFF-		17- 16-L028 15-L028 13-L028 11- 11- 10- 9-	
119	0-10238 -10238 -10238 -10238 -10238 -10238 -10238 -10238 -10238	161	424	0-20-0 11111111	129	o-wherehe	
	17-80194 16-80194 15-80194 11-611 11-621 11-631 10-80194	7416		195312111		14741106	
. 118	0-10220 1-10025C 2-10035C 3-C8+2011N: 5-C1K1 1-102218+	7404	A23		A28	91411414	
	17-H01#9 16-H01#9 15-E2020- 14-E3020- 11-CLR- 11-CLR- 11-GLR- 11-GLR-		•	7941111106 1111111111	-	F 25 2 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	
414	0-1021 1-1588 2-1021 3-1017 6-1021 7-1021 8-1017 8-1021	BEAUER	A22	2-018- 2-018- 2-1008- 3-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-	# # # # # # # # # # # # # # # # # # #	0-6027 1-15 2-+15 315 4-1027 5-1027 6-1027 7-1027 8-2027	STADSE
	15.50.00 15.50.00 15.50.00 10.50.00 10.00		€	17-10224 15-10224 15-10224 19-11-11-12-10-10-10-10-10-10-10-10-10-10-10-10-10-		17-18025 15-18025 15-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1	RAN
	9-1,020 1-x1- 1-x1- 1-x2- 1- <u>r8F</u> 6-r1- 7-r03- 7-r03- 8-r03- 7-r03- 8-r0		421	0 C C C C C C C C C C C C C C C C C C C	A 2 6 A 2 6	0-10749 1-83C- 2-10249 1-10749 5- 5- 6- 7- 6-	23
11.5 11.5	14-1-15-15-15-15-15-15-15-15-15-15-15-15-1	7496	ď	17-80219 15-87218 15-87218 18-8 15 11-15 11-15 11-17 11-17 11-17 11-17		17-8724 16-8724 15-871 13-747 13-747 12- 10- 9-	74123

704	22-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-
	12-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-

<b>~</b>	0-1009 1-1009 1-1009 1-1009 1-1009 1-1009 1-1009 1-1009 1-1009 1-1009 1-1009 1-1009 1-1009 1-1009 1-1009 1-1009 1-1009 1-1009	ADER 010	0-L034 1- 2-CL518- 4-8081- 5-CA81- 6- 6- 7- 8-L033	193	0-L0300 1-2-CLK2- 4-H0401 5-CLK2+ 6-L0300	5
	17-40309 16-40309 15-40309 13-45164 11-60018- 11-60018-	H EA D ER B 10	17-R035 16-H035 15- 11-CL9 13- 11-H035 9-	74193 818	17-80400 16-80400 15- 13- 11-80400 13- 11-90400	76193
æ B	0 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	# EA D E R	0-1032# 1- 2- 2- 1-H034# 5-CLK1* 6- 6- 7-	74193 B14	0-10378 1-C1R69- 2-K1: 8-K1: 8-K2: 7-K2: 8-L0378	74175
	17-R0240 16-R0240 15- 14-L0078 13- 11-B0CLR- 11-B0CLR- 9-IRHCLR-	70 E	17-30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	*	15-14-14-14-14-14-14-14-14-14-14-14-14-14-	
<b>6</b>	0-1006 1-136 1-136 1-136 1-1006 1-1006 1-1006 1-1006 1-1006	2747 E	7-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1	74.176 B13	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	74175
	17-#0288 16-80281 14-10068 13-0778- 11-80CLR- 10-	78 -	17-#0334 15-#0334 15-#0334 11-E5+ 11-E5+ 11-E5+ 11-E5+ 11-E5+	*	17-17-17-17-17-17-17-17-17-17-17-17-17-1	*
~	0-1000 1-100 1-100 1-15 1-15 1-15 1-100 1-	8:30 E B 7	2-10-10-0 2-12-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-	23	0-101800- 0-1018	71175
	17-8927 14-84034 14-1005 13- 12-0723- 11-89618- 10-61830- 14-01830-		17-110324 16-140324 14-145 13-140 17-141 11-142 4-1	9223	17-H0374 14-H0374 14- 12- 12- 10- 10-	£
<b>₽</b>	7-1029 1-7829 3-15 3-15 3-15 3-1029 7-1029 7-1029	r. 9	5-7-7-7-7-1 5-2-1-3-1 5-2-1-3-1	PPS N P P P P P P P P P P P P P P P P P		7808
	17-117-69 16-17-26-1 15-19-29-1 13-08-2-1 11-80-21-1 10-51-82- 9-14-60-8		17-47318 16-47318 15- 11- 11- 10-		17-10 360 16-10 360 15-CLP • 19-CLP • 12-CLP • 12-CLP • 10-CLP • 1	

.Huur 29. 1979

950	0-10429 1-11- 2-12- 3-12- 3-12- 5-16- 1-1043-		74.30 82.5	0-10060 1-41- 2-72- 3-74- 5-74- 5-76- 6-76-	0 0	0-L0510 1-CLR3- 3- <u>V5-</u> 3-V5- 4-V4- 5-V5- 7- <u>I6-</u> 6-L0510
	17-10-459 15-110-459 14-12- 13-11- 11- 11- 10-45932			17-H0449 16-H0889 18-78- 13-77- 12- 11- 10- <u>ZZER-</u>	06. <b>\$</b> T	17-80524 16-80528 16- <u>16-</u> 14- <u>17-</u> 12-76- 11- <u>17-</u> 9-ERD3+
e.re	0-LO818 1-NEARY- 3-64 3-64 1-10411- 5-CLR1- 5-CLR1-	•	92 B	0 - 12 - 12 - 12 - 12 - 12 - 12 - 12 - 1	7486 B24	0-0000 
	37-H0888 15-H0888 15-H0888 15-H0888 111-10-10-10-10-10-10-10-10-10-10-10-10-	A604L	Ė	17-H0470 16-H0470 14-EZER- 13-EBACK1- 12-YST2F11- 11-YB-		17-80514 15-80518 15-82-14-1 13-72-11-72- 10- <u>13-</u> 10- <u>13-</u> 9-28014
<b>.</b>	0 + + + + + + + + + + + + + + + + + + +	78.46	R23			9-Loans 1-52+ 2-2- 3- 3- 5-C18- 5- 7- 9-10098
	17-110434 15-2280- 14-2280- 14-228- 17-228- 17-28- 11-28- 10-224- 9-23-	Ę		<u> </u>		17-H0500 16-H0500 15-530 14-E0890 13-E3E 11-E3E 11-E0891 10-510 9-500
917	0-60198 7-861 7-86	7832	B22	0-10448 1-310• 2-10131 1-10158 5-10168	74192	0-10446 1-56+ 1-56+ 2- 1- 5-C34- 5-C34- 7- 7- 9-10446
	17-80424 16-17-17-17-17-17-17-17-17-17-17-17-17-17-	ž	•	17-8066 14-61746 17-511 17-518 17-518 17-518 11-578 11-578 11-578 11-578		17-30404 15-310404 18-10404 12-1010 10-35- 10-35- 10-35- 10-35- 10-35- 10-35-
5. 5.			7	0-1003+ 1-1003+ 1-1003+ 1-1003+ 1-1003+		0-10974 1-10474 1-10474 1-10474 5-10474 5-10474 7-10474 7-10474
	12 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ī		17- 16- 18- 17- 17- 17- 10- 10- 10- 10- 10- 11- 11- 11- 11- 11	•	44 - 44 - 44 - 44 - 44 - 44 - 44 - 44

~	
d	
-	

25.

<sup>-</sup> ኍኯኯኯ <b>ኯ</b>	+ + + +	żżż	∓ ₹.ē	7 5 6	\$ 7.2	
-0.05 RB- -1.05	2 2 2 4 2 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	211	568	¥007	555	500

1——100Ω——16
2————15
3———14
4——4.7K——13
5——100Ω——12
6————11
7————10
8——4.7K——9

116
2470Ω15
31.2K14
41.2K13
512
6 11
710K10
89


A21

A23

## Appendix B: Waveformer Board Diagrams

# I/O Connector pin assignments:

DAC output +15 volts input 1 2 3 -15 volts input 4 ground 5 ground 6 ground 7 ground ground 8 1 MHz clock input 9 cycle end pulse output 10 11 clear- input output enable+ input 4 times carrier clock output 12 13 14 ground 15 digit phase select input +5 volts input 16




Waveform generator IC placement

#### Modified Waveformer Board

One waveformer board was modified by adding two 82523 ROMs and two dip sockets for cable connections. The ground was removed from pin 14 of the I/O socket. Pin 14 was then jumpered to pin 10 of the two ROMs. Pin 14 was used to select one of two control words programmed into the ROMs that were to select the divide count.


The eight open collector outputs of each ROM were wired to a dip socket. These sockets were positioned so that a short jumper cable allowed ready connection between a given socket and one of the two sockets provided for setting the BCD divide digits. Pin assignments were chosen to allow the ROM outputs to set the divide factor. The pin assignments used on each ROM were:

l cable pin	16	16 +5 volts
2 cable pin	15	15 ground
3 cable pin	14	14 ground
4 cable pin		13 ground
5 cable pin		12 ground
6 cable pin	11	ll ground
7 cable pin	10	10 ground
8 ground		9 cable pin 9




THIS PAGE IS BEST QULT FOR THACHLANDING BNOW COST AND THE STANDING THE

# Appendix C: Summer/Metering Board Diagrams



Analog Mixer Board (Component Side)



### Appendix D: Cable Pin Assignments

### Wire-wrap Panel Connector AJ1

Pin	Connection
1 2 3 4 5 6 7 8	Channel 1 toggle switch top lug Channel 2 toggle switch top lug Channel 3 toggle switch top lug Channel 4 toggle switch top lug Channel 5 toggle switch top lug Channel 6 toggle switch top lug No connection (contains MANUAL-) Reset toggle switch top lug and external reset BNC center Reset toggle switch bottom lug
10	A - B selector toggle switch meter side luq
11	Clock selector rotary switch INT position
12	Clock selector rotary switch 5MHz position
13	Clock selector rotary switch 1 MHz position
14 15	Channel 1 toggle switch center lug
16	Channel 2 toggle switch center lug Channel 3 toggle switch center lug
17	Channel 4 toggle switch center lug
18	Channel 5 toggle switch center lug
19	Channel 6 toggle switch center lug
20	No connection (contains ground)
21	Reset toggle switch center lug and reset BNC grounding lug
22	Reset toggle switch center lug
23	A - B selector toggle switch center lug
24	Common terminal on clock selector rotary switch
25	Common terminal on clock selector rotary switch
25 26	Common terminal on clock selector rotary switch Common terminal on clock selector rotary switch
	Common terminal on clock selector rotary switch Wire-wrap Panel Connector AJ2
	Common terminal on clock selector rotary switch  Wire-wrap Panel Connector AJ2  Connection
26 Pin 1	Common terminal on clock selector rotary switch  Wire-wrap Panel Connector AJ2  Connection  Channel 1 level adjust pot, lug closest to panel
26 Pin 1 2	Common terminal on clock selector rotary switch  Wire-wrap Panel Connector AJ2  Connection  Channel 1 level adjust pot, lug closest to panel
26 Pin 1 2 3	Common terminal on clock selector rotary switch  Wire-wrap Panel Connector AJ2  Connection  Channel 1 level adjust pot, lug closest to panel Channel 2 level adjust pot, lug closest to panel Channel 3 level adjust pot, lug closest to panel
26 Pin  1 2 3 4 5	Common terminal on clock selector rotary switch  Wire-wrap Panel Connector AJ2  Connection  Channel 1 level adjust pot, lug closest to panel Channel 2 level adjust pot, lug closest to panel Channel 3 level adjust pot, lug closest to panel Channel 4 level adjust pot, lug closest to panel Channel 5 level adjust pot, lug closest to panel Channel 5 level adjust pot, lug closest to panel
26 Pin  1 2 3 4 5 6	Common terminal on clock selector rotary switch  Wire-wrap Panel Connector AJ2  Connection  Channel 1 level adjust pot, lug closest to panel Channel 2 level adjust pot, lug closest to panel Channel 3 level adjust pot, lug closest to panel Channel 4 level adjust pot, lug closest to panel Channel 5 level adjust pot, lug closest to panel Channel 6 level adjust pot, lug closest to panel Channel 6 level adjust pot, lug closest to panel
Pin  1 2 3 4 5 6 7	Common terminal on clock selector rotary switch  Wire-wrap Panel Connector AJ2  Connection  Channel 1 level adjust pot, lug closest to panel Channel 2 level adjust pot, lug closest to panel Channel 3 level adjust pot, lug closest to panel Channel 4 level adjust pot, lug closest to panel Channel 5 level adjust pot, lug closest to panel Channel 6 level adjust pot, lug closest to panel Channel 6 level adjust pot, lug closest to panel free
26 Pin  1 2 3 4 5 6 7 8	Common terminal on clock selector rotary switch  Wire-wrap Panel Connector AJ2  Connection  Channel 1 level adjust pot, lug closest to panel Channel 2 level adjust pot, lug closest to panel Channel 3 level adjust pot, lug closest to panel Channel 4 level adjust pot, lug closest to panel Channel 5 level adjust pot, lug closest to panel Channel 6 level adjust pot, lug closest to panel Channel 6 level adjust pot, lug closest to panel free free
26 Pin  1 2 3 4 5 6 7 8 9	Common terminal on clock selector rotary switch  Wire-wrap Panel Connector AJ2  Connection  Channel 1 level adjust pot, lug closest to panel Channel 2 level adjust pot, lug closest to panel Channel 3 level adjust pot, lug closest to panel Channel 4 level adjust pot, lug closest to panel Channel 5 level adjust pot, lug closest to panel Channel 6 level adjust pot, lug closest to panel Channel 6 level adjust pot, lug closest to panel free free free
26 Pin  1 2 3 4 5 6 7 8	Common terminal on clock selector rotary switch  Wire-wrap Panel Connector AJ2  Connection  Channel 1 level adjust pot, lug closest to panel Channel 2 level adjust pot, lug closest to panel Channel 3 level adjust pot, lug closest to panel Channel 4 level adjust pot, lug closest to panel Channel 5 level adjust pot, lug closest to panel Channel 6 level adjust pot, lug closest to panel Channel 6 level adjust pot, lug closest to panel free free
26 Pin  1 2 3 4 5 6 7 8 9 10 11 12	Common terminal on clock selector rotary switch  Wire-wrap Panel Connector AJ2  Connection  Channel 1 level adjust pot, lug closest to panel Channel 2 level adjust pot, lug closest to panel Channel 3 level adjust pot, lug closest to panel Channel 4 level adjust pot, lug closest to panel Channel 5 level adjust pot, lug closest to panel Channel 6 level adjust pot, lug closest to panel Channel 6 level adjust pot, lug closest to panel free free free free free free free fr
26 Pin 1 2 3 4 5 6 7 8 9 10 11 12 13	Common terminal on clock selector rotary switch  Wire-wrap Panel Connector AJ2  Connection  Channel 1 level adjust pot, lug closest to panel Channel 2 level adjust pot, lug closest to panel Channel 3 level adjust pot, lug closest to panel Channel 4 level adjust pot, lug closest to panel Channel 5 level adjust pot, lug closest to panel Channel 6 level adjust pot, lug closest to panel free free free free free free free fr
26 . Pin  1 2 3 4 5 6 7 8 9 10 11 12 13 14	Common terminal on clock selector rotary switch  Wire-wrap Panel Connector AJ2  Connection  Channel 1 level adjust pot, lug closest to panel Channel 2 level adjust pot, lug closest to panel Channel 3 level adjust pot, lug closest to panel Channel 4 level adjust pot, lug closest to panel Channel 5 level adjust pot, lug closest to panel Channel 6 level adjust pot, lug closest to panel free free free free free free free fr
Pin  1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	Common terminal on clock selector rotary switch  Wire-wrap Panel Connector AJ2  Connection  Channel 1 level adjust pot, lug closest to panel Channel 2 level adjust pot, lug closest to panel Channel 3 level adjust pot, lug closest to panel Channel 4 level adjust pot, lug closest to panel Channel 5 level adjust pot, lug closest to panel Channel 6 level adjust pot, lug closest to panel Channel 6 level adjust pot, lug closest to panel free free free free free free Channel 1 level adjust pot, back lug (non wiper) Channel 2 level adjust pot, back lug (non wiper)
26 . Pin  1 2 3 4 5 6 7 8 9 10 11 12 13 14	Common terminal on clock selector rotary switch  Wire-wrap Panel Connector AJ2  Connection  Channel 1 level adjust pot, lug closest to panel Channel 2 level adjust pot, lug closest to panel Channel 3 level adjust pot, lug closest to panel Channel 4 level adjust pot, lug closest to panel Channel 5 level adjust pot, lug closest to panel Channel 6 level adjust pot, lug closest to panel free free free free free free free fr

```
Channel 5 level adjust pot, back lug (non wiper)
19
            Channel 6 level adjust pot, back lug (non wiper)
20
            free
21
            free
22
            free
23
            free
24
            free
25
            free
            free
26
            Wire-wrap Panel Connector BJ1
Pin
            Connection
 1
            1 MHz clock output BNC center pin thru 100 ohms
 2
            100 KHz clock output BNC center pin thru 100 ohms
 3
            Vectron oscillator clock output pin 1
             5 MHz clock input BNC center pin
 5
            1 MHz clock input BNC center pin
 6
            Anode of +15 LED
 7
            Cathode of -15 LED
            Anode of +5 LED
 8
 9
            Anode of ACTIVE LED
10
            Anode of QUIET LED
            Cathode of ACTIVE LED
11
            Cathode of QUIET LED
12
13
            free
            1 MHz clock output BNC ground lug
14
15
            100 KHz clock output BNC ground lug
16
            Vectron oscillator pin 5
17
            5 MHz clock input ground lug
            1 MHz clock input ground lug
18
19
            Cathode of +15 LED
            Anode of -15 LED
20
            Cathode of +5 LED
21
22
            No connection (contains ground)
23
            No connection (contains ground)
24
            No connection (contains ground)
25
            No connection (contains ground)
26
            No connection (contains ground)
            Adder/Meter Board Connector A2
Pin
            Position
 1
            free
 2
            +15 volts
 3
            -15 volts
 4
            ground
 5
            ground
 6
            ground
 7
            ground
 8
            ground
 9
            free
10
            free
```

18

11	free
12	free
13	free
14	free
15	free
16	+5 volts

Note: This is a ribbon cable that connects to the wire-wrap panel at position A27.

### Adder/Meter Board Connector A3

Pin	Connection
1 2	Emitter of 2N3904 (NPN) Base of 2N3904
3	Collector of 2N3904 (also +15 volts)
2 3 4 5 6 7 8 9	Meter pin 1
5	Meter pin 2
6	Meter pin 3
7	Meter pin 4
8	Both signal output BNC connectors, center pin
	Both signal output BNC connectors, ground lug
10	Meter pin E
11	free
12	Meter pin B
13	Meter pin C
14	Collector of 2N3906 (also -15 volts)
15	Base of 2N3906
16	Emitter of 2N3906 (PNP)

### Adder/Meter Board Connector El

Pin	Connection
1	No connection (contains ground)
2	No connection (contains ground)
3	No connection (contains ground)
4	No connection (contains ground)
<b>4</b> 5	No connection (contains ground)
6 7	No connection (contains ground)
	No connection (contains ground)
8	Center of Volt/MV switch, pole 2
9	Pot side of Volt/MV switch, pole 2
10	Meter side of Volt/MV switch, pole 2
11	Center of Volt/MV switch, pole 1
12	Pot side of Volt/MV switch, pole 1
13	Meter side of Volt/MV switch, pole 1
14	Meter select rotary switch wiper, pole 1
15	Meter select rotary switch positions 1-6, pole 1
16	Meter select rotary switch position 0, pole 1

Adder/Meter Board Connector E2

```
Pin
             Connection
 1
             No connection (contains ground)
 2
             No connection (contains ground)
 3
             No connection (contains ground)
             No connection (contains ground)
 5
             No connection (contains ground)
 6
             No connection (contains ground)
 7
             No connection (contains ground)
 8
             Meter select rotary switch position 0, pole 2
 9
10
             Meter select rotary switch wiper, pole 2
11
             Meter select rotary switch position 6, pole 2
12
             Meter select rotary switch position 5, pole 2
13
             Meter select rotary switch position 4, pole 2
14
             Meter select rotary switch position 3, pole 2
15
             Meter select rotary switch position 2, pole 2
16
             Meter select rotary switch position 1, pole 2
             Adder/Meter Board Connector E3
Pin
             Connection
             Channel 1 level adjust pot, back lug (non wiper)
             Channel 2 level adjust pot, back lug (non wiper)
 2
             Channel 3 level adjust pot, back lug (non wiper)
Channel 4 level adjust pot, back lug (non wiper)
Channel 5 level adjust pot, back lug (non wiper)
 3
 5
             Channel 6 level adjust pot, back lug (non wiper)
 7
             No connection (contains ground)
 8
             No connection (contains ground)
 9
             free
10
             free
11
             Channel 6 level adjust pot, wiper
12
             Channel 5 level adjust pot, wiper
13
             Channel 4 level adjust pot, wiper
             Channel 3 level adjust pot, wiper
14
             Channel 2 level adjust pot, wiper
15
16
             Channel 1 level adjust pot, wiper
             Vectron Oscillator Connector
Pin
             Connection
             Goes to BJl pin 3 on wire wrap panel
             Connect to pin 3 on this connector thru 100 ohms
 3
             Connect to pin 2 and logic power ground
             Connect to +5 logic supply
             Goes to BJl pin 16 on wire wrap panel
 6
             20K frequency adjust pot, lug close to front panel
 7
             20K frequency adjust pot, wiper lug
```

20K frequency adjust pot, lug at back

## Appendix E: Data Sheets

This appendix contains the following data sheets:
Analog Devices AD2026 Digital Panel Meter
Analog Devices AD561 10 bit Monolithic D/A Converter
National Semiconductor LM308A Operational Amplifier
National Semiconductor LM741 Operational Amplifier
Vectron Laboratories CO211 Oven Stabilized Oscillator



# Low Cost 3 Digit Analog Panel Meter Replacement

AD2026

#### FEATURES

Third Generation I<sup>2</sup>L LSI Design


Small Size and Weight: 3.4"W x 2.0"H x 0.8"D; 1.8 Ounces

Snap-In Mounting, No Hardware Required

Low Power: +5V at 0.6 Watts Balanced Differential Input

High Reliability: >250,000 Hour MTBF

Low Cost: \$34 in 100s \$29 in 1000s



#### **GENERAL DESCRIPTION**

The AD2026 is specifically designed to provide a digital alternative to analog panel meters. Most of the analog and digital circuitry is implemented on a single proprietary 1<sup>2</sup> L. LSI chip. Only 13 additional electrical components are required. The complete DPM is mounted on a single 3" x 1 5/8" PCB. A unique case design tpatent applied for) utilizes molded-in fingers, both to capture the PCB in the case and to provide snapin mounting of the DPM in a standard panel cutout. No mounting hardware of any kind is used. The DPM occupies less than 1" of space behind the panel.

#### **EXCELLENT PERFORMANCE**

The AD2026 is not a conventional DPM stripped down to achieve a low price. It offers the instrument designer digital accuracy, resolution and ease of readout, while occupying less volume than its analog counterpart. Other features of analog meters, such as reliability and instantaneous operation, are retained in the AD2026. Features usually not required in displaying measurement results in instruments, such as full bipolar input, 100% overrange, rejection of normal mode signals, and true auto zero, have been eliminated to achieve a reliable, yet low cost design.

The AD2026 measures and displays inputs from -99mV to +999mV, with an accuracy of 0.1% of reading ±1 digit. Zero shift is less than one bit over the full operating temperature range, resulting in the same performance as a DPM with auto zero. The balanced differential input rejects common mode voltages up to 200mV, enough to climinate most ground loop problems.

Automatic polarity indication is provided by using the third digit to indicate negative inputs. Automatic overrange indication for inputs greater than +999mV is displayed as FEE, and for inputs greater than -99mV, as

#### \*PATENT APPLIED FOR

Information furnished by Anitoy Device, is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of butters or other rights of third parties which may result from its use. Noticense is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Reliability is assured by a low component count (14), low internal heat rise (10°C), and extensive factory testing and quality control procedures, including 168 hours of failure free burn-in. MTBF is 260,000 hours at +25°C.

#### PACKAGE AND INTERCONNECT

The AD2026 uses a new case and lens which assemble without hardware. A series of fingers molded as part of the case capture the PCB and permit snap-in mounting of the DPM in the front panel cutout. The lens has intentionally been left devoid of markings to permit the user to individualize the DPM with his logo, measurement information, styling touches and other proprietary data.

Connection to the AD2026 is made via Pins 1 through 5 and A through E. Pins 6, 7, F and H are not normally used (see Pin Connection Table). A suitable connector is the T & B/Ansley 609-1001M or the Berg. 3M or Spectra Strip equivalents. This type of connector allows fast crimp connection to ribbon cable. The Berg 47745 connector or the Amp equivalent offers convenient crimping to individual insulated wires.

DESIGNED AND BUILT FOR QUALITY AND RELIABILITY The AD2026 uses the proven dual slope integrating A/D conversion technique. All analog and digital circuitry with the exception of the integrating capacitor and the components associated with decoding and driving the LED display are integrated on a single proprietary 12 L LSI chip. As a result, the total DPM consists of 14 electrical components and the normally conflicting objectives of low cost and high reliability are both achieved. Further, the manufacturing process is designed for achieving the economies of high volume, while at the same time, extensive testing, both in process and following final assembly, assures that the reliability potential of the product is achieved in practice.

Route 1 Industrial Park; P. O. Box 280; Norwood, Mass. 02062 Tel: 617/329 4700 TWX: 710/394-6577

West Coast Mid-West Texas 213/595-1783 312 394-3300 214/231-5094

and the same

SPECIFICATIONS (typical at +25°C and nominal supply voltage unless otherwise noted)

- Light emitting diode, planar seven segment display readouts, 6 5" (13mm) high for three data digits
- Overload Indication EEF
   Negative Indication -XX
- · Negative Overload Indication
- . Dec mal Points, three (3) selectable at input connector

#### ANALOG INPUT

- Configuration: Limited bipolar, balanced differential input
- Ful. Scale Range: -99mV to +999mV
- Automatic Polarity
   Input Impedance 100MΩ
- B. is Current. 110mA
   Overvoltage Protection: ±15VDC, sustained

#### ACCURAGE.

- 20 1 s =1 digit
- Resolution, ImV
- Temperature Range2: -10°C to +60°C operating: -25°C to -80 C storage
- Temperature Coefficient: Gain: 50ppm/°C Zero: 10µV/°C (essentially auto zero)
- Warm-Up Time to Rated Accuracy: Instantaneous Settling Time to Rated Accuracy: 0.3 second for full input voltage swing
- COMMON MODE REJECTION (1kΩ source imbalance, DC

to 1kHz)
• \$0dB

#### COMMON MODE VOLTAGE

● ±200mV

#### CONVERSION RATE

- 4 conversions per second
  Hold and read on command

#### CONTROL INPUTS

Display Blanking/Display Power Input: The display of the AD2026 can be blanked by removal of power to the display power input, with no effect on conversion circuitry. It external logic switching is used, the display requires 110mA peak (85mA average) when illuminated.

Hold: When the Hold input is at Logic "O", grounded c: open circuit, the AD2026 will convert at 4 conversions per second. If a voltage of 0.6 to 2.4V is applied to this ingue. the DPM will stop converting and hold the last reading. A  $12k\Omega$  resistor in series with this input to +5V will provide the proper voltage input.

#### DECIMAL POINT

● To illuminate decimal points, ground appropriate p.m. (A, B or 3)

#### POWER INPUT<sup>3</sup>

- Converter. +5V ±5%, 0.2 watts typ; 0.33 watts max
- Display: +5V 240%, 0.45 watts typ; 0.75 watts max

#### CALIBRATION ADJUSTMENTS

- Gain
- Zero
- · Recommended recalibration interval: six months

#### SIZE

- 9 3.43"W x 2.0"H x 0.85"D (87 x 52 x 22mm)
- 0.88" (22mm) overall depth to rear of connector Panel cutout required: 3.175 ±0.015" x 1.810 ±0.015" (80.65 ±0.38 x 45.97 ±0.38mm)

#### WEICHT

• 1.8 ounces (53 grams)

#### CONNECTOR

A 10 pin T & B/Ansley 609-1001M with two feer of 16 conductor ribbon cable is available. Order ACa618 at \$3.00

NOTE Conductor to pin A is color coded dark blue Sequence of ribbon connections is A, 1, B. 2. C. 3, etc

#### PRICING


\$49 (1-9), \$34 (1005), \$29 (1000+) Substantial OEM discounts available

Guaranteed at +25°C and nominal supply voltage
Guaranteed


When the same power supply is used to power both display and converter, +5V, +5%, 0.65 watts typical, 0.9 watts max is required. Specifications subject to change without notice.


#### **OUTLINE DIMENSIONS AND PIN CONNECTIONS**

Dimensions shown in inches and (mm).









NOT NORMALLY USED ALLONS CONVENIENT NOUNTING OF SCALING RESISTORS

BALANCED DIFFERENTIAL Connect to AUZO26 as The common mode soop INUSE grounds a return geth for ADJ026 The resistance (R) of this path must be less than before Plan E and C must not accord 200mV EXTEP: AL SCALING RESISTORS can be connected between Pins 6 and 7 and botwee-Use 8 - 5 st the Pinsh Androg Indus when scaling revisions are used, and Pin 6 when they a -as the Lize in Input in other can.

SINGLE ENDED INPUT For single anded input, connect his G to Pin E

THIS PAGE IS BEGT QUALITY PRACTICABLE PROM COPY POLICE TO EDC



#### PRELIMINARY TECHNICAL DATA

**FEATURES** Low Cost (\$9.95 in 100's, AD561J) **Complete Current Output Converter** High Stability Buried Zener Reference Laser Trimmed to High Accuracy (1/4LSB Max Error, AD561K. T) Trimmed Output Application Resistors for 0 to +10, ±5 Volt Ranges Fast Settling - 250ns to 1/2LSB Guaranteed Monotonicity Over Full Operating Temperature

TTL/DTL and CMOS Compatible (Positive True Logic) Single Chip Monolithic Construction Hermetically-Sealed Ceramic DIP (All Grades)

#### PRODUCT DESCRIPTION

The AD561 is an integrated circuit 10-bit digital-to-analog converter combined with a high stability voltage reference fabricated on a single monolithic chip. Using 10 precision highspeed current-steering switches, a control amplifier, voltage reference, and laser-trimmed thin-film SiCr resistor network, the device produces a fast, accurate analog output current. Laser trimmed output application resistors are also included to facilitate accurate, stable current-to-voltage conversion; they are trimmed to 0.1% accuracy, thus eliminating external trimmers in many situations.


Several important technologies combine to make the AD561 the most accurate and most stable 10-bit DAC available. The low temperature coefficient, high stability thin-film network is trimmed at the water level by a fine resolution laser system to 0.01% typical linearity. This results in an accuracy specification of ±1/4LSB max for the K and T versions, and 1/2LSB max for the J and S versions.

The AD561 also incorporates a low noise, high stability subsurface zener diode to produce a reference voltage with excellent long term stability and temperature cycle characteristics which challenge the best discrete zener references. A temperature compensation circuit is laser-trimmed to allow custom correction of the temperature coefficient of each device. This results in a typical full-scale temperature coefficient of 15ppm/°C; the T.C. is tested and guaranteed to 30ppm/°C max for the K and T versions, 60ppm/°C max for the S, and 80ppm/°C for the J.

All grades are packaged in a 16-pin hermetically-sealed ceramic dual-in-line package. The AD561J and K versions are specified for operation over the 0 to +70°C temperature range, the AD561S and T for operation over the full military temperature range from -55°C to +125°C.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Device, for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# Low Cost 10-Bit Monolithic D/A Converter



#### PRODUCT HIGHLIGHTS

- Advanced monolithic processing and laser trimming at the wafer level have made the AD561 the most accurate 10-bit converter available while keeping costs consistent with large volume integrated circuit production. The AD561K and T have 1/4LSB max relative accuracy and 1/2LSB max differential nonlinearity. The low T.C. R-2R ladder guarantees that all AD561 units will be monotonic over the entire operating temperature range.
- 2. Digital system interfacing is simplified by the use of a positive true straight binary code. The digital input voltage threshold is a function of the positive supply level; connecting V<sub>CC</sub> to the digital logic supply automatically sets the threshold to the proper level for the logic family being used. Logic sink current requirement is only 25µA.
- 3. The high speed current steering switches are designed to settle in less than 250ns for the worst case digital code transition. This allows construction of successive-approximation A/D converters in the 3 to 5µs range.
- 4. The AD561 has an output voltage compliance range from -2 to +10 volts, thus allowing direct current-to-voltage conversion with just an output resistor, omitting the op amp. The  $40 M\Omega$  open collector output impedance results in negligible errors due to output leakage currents.
- 5. Every AD561 is subjected to long term stabilization bakes and temperature cycled ten times from -65°C to +150°C prior to final test to insure reliability and long-term stability.

Route 1 Industrial Park; P.O. Box 280; Norwood, Mess. 02062 Tel: 617/329-4700 TWX: 710/394-6577 West Coast Mid-West Texas 312/894-3300 214/231-5094

213/595-1783

SPECIFICATIONS (T<sub>A</sub> = +25°C, V<sub>CC</sub> = +5V, V<sub>Re</sub> = -15V, unless otherwise specified)
AD5611 AD561K

		AD561J			AD561K		
MODEL .	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
RESOLUTION		10 Bits			10 Bits		
ACCURACY (Error Relative to Full Scale)		±1/4 (0.025)	±1/2 (0.05)		±1/8 (0.012)	±1/4 (0.025)	LSB % of F.S.
DIFFERENTIAL NONLINEARITY		±1/2	•		±1/4	±1/2	LSB
DATA INPUTS  TTL. V <sub>CC</sub> * +5V  Bit ON Logic "1"  Bit OFF Logic "0"	+2.0		+0.8	•		•	v v
CMOS, 10V ≤ V <sub>CC</sub> ≤ 16.5V (See Figure 1) Bit ON Logic "1"	70% V <sub>CC</sub>			•			v
Bit OFF Logic "0"			30% V <sub>CL</sub>			•	· <b>v</b>
Logic Current (Each Bit) (T <sub>MIN</sub> to T <sub>MA</sub> Bit ON Logic "t"	,x)	+5 -5	+100 -25		•	:	· nA μA
Bit OFF Logic "0"			-23				
OUTPUT Current							
Unipolar	1.5	2.0	2 4	•	•	•	mA
Bipolar	±0.75	±1.0	±1.2	•	•	•	mA .
Resistance (Exclusive of				į			
Application Resistors)		40M		:	•		! Ω , % of F.S.
Unipolar Zero (All Bits OFF) Capacitance		0.01 25	0.05	1	•		, <b>p</b> F
Compliance Voltage	-2	-3	+10	•	•	•	: v
SETTLING TIME TO 1/2LSB							
All Bits ON-to-OFF or OFF-to-ON		250		<u> </u>	•		1 85
POWER REQUIREMENTS	•		-	1		•	<b>)</b> • •
V <sub>CC</sub> , +4.5VDC to +16.5VDC		8	10		• `	~ . ~· ~ .	mA
VEE10.8 to -16.5VDC		12	16	<u>i</u>	•		mA
POWER SUPPLY GAIN SENSITIVITY			•			_	i
V <sub>CC</sub> , +4.5VDC to +16.5VDC		2	10		:	•	ppm of F.S./% ppm of F.S./%
V <sub>EF.</sub> , -10.8VDC to -16.5VDC	<b></b> .		25	<del></del>			ppin or F.S.74
TEMPERATURE RANGE		0 to +70		•	•	•	*c
Operating Storage		-65 to +1	50	: i	•	•	· •č
TEMPERATURE COEFFICIENTS With Internal Reference							
Unipolar Zero		1 .	10	i	1	5	ppm of F.S./C
Bipolar Zero		2	20	!	2	10	ppm of F.S./C
Full Scale		15	80	i	15 2.5	30	ppm of F.S./ C
Differential Nonlinearity		2.5		<u>L</u>			ppm or r.s.r C
MONOTONICITY		ranteed over ating temp.		:	uaranteed ov erating temp		
PROGRAMMABLE OUTPUT RANGES (See Figs. 5, 6)		0 to +10 -5 to +5			•		V V
CALIBRATION ACCURACY							<u> </u>
Full Scale Error with Fixed 25Ω Resistor		±0.1			•		% of F.S.
Bipolar Zero Error with Fixed 10Ω Resistor		±0.1			•		% of F.S.
CALIBRATION ADJUSTMENT			• •		•	_	
RANGE					_		
Full Scale (With $50\Omega$ Trimmer)		±0.5			:		% of F.S. , % of F.S.
Bipolar Zero (With 20Ω Trimmer)		±0.2		j	<del>-</del>		1 NOT F.3.

<sup>&</sup>quot;Specifications same as AD5613 specs.
Specifications subject to change without notice.

MODEL	MIN	ADS61S TYP	MAX	MIN	AD561T TYP	MAX	UNITS
RESOLUTION		10 Bits			10 Bits	···	
ACCURACY (Error Relative		±1/4	=1/2	· · · · · ·	±1/8	±1/4	LSB
to Full Scale)		(0.025)	(0.05)	, · ·	(0.012)	(0.025)	% of F.S.
DIFFERENTIAL NONLINEARITY		±1/2			±1/4	±1/2	LSB
DATA INPUTS  TTL. V <sub>CC</sub> = +5V  Bit ON Logic "1"  Bit OFF Logic "0"	+2.0		÷0 8	••		••	v v
CMOS, 10V ≤ V <sub>CC</sub> ≤ 16.5V			ļ				
(See Figure 1) B't ON Logic "1" Bit OFF Logic "0"	70% V <sub>CC</sub>		30% V <sub>CC</sub>	••		••	v v
Logic Current (Each Bit) (TMIN to T	MAX)		1				
Bir ON Logic "1"		+20	+100		••	••	nA
Bit OFF Logic "0"		-25	-100			••	μΑ
OUTPUT							
Current Unipolar	1.5	2.0	2.4	••	••	••	mA.
Bipolar	±0.75	±1.0	ž.+ ž) 2	••	••	••	mA mA
Resistance (Exclusive of							
Application Resistors)		40M			••		Ω
Unipolar Zero (All Bits OFF) Capacitance		0.01 25	0 05		••	••	% of F.S.
Compliance Voltage	-2	-3	+10	••	••	••	pF V
SETTLING TIME TO 1/2LSB		<del>-</del>					<del></del>
All Bits ON-to-OFF or OFF-to-ON		250			••		NS
POWER REQUIREMENTS -				·	·		
V <sub>CC</sub> , +4.5VDC to +16.5VDC		8	10		••	••	mA.
V <sub>EE</sub> , -10.8 to -16.5VDC		12	16		**	• •	mA
POWER SUPPLY GAIN SENSITIVITY					••	••	
V <sub>CC</sub> , +4.5VDC to +16.5VDC V <sub>EE</sub> , -10.8VDC to -16.5VDC		2	10 25		••	••	ppm of F.S./% ppm of F.S./%
TEMPERATURE RANGE							ppm or r.3./%
Operating		-55 to +1	25	İ	••	••	*c
Storage		-65 to +1			••	••	°c
TEMPERATURE COEFFICIENTS							
With Internal Reference							_
Unipolar Zero		1	10		1	\$	ppm of F.S./°C
Bipolar Zero Full Scale		2 15	20 60		2 15	10 30	ppm of F.S./°C ppm of F.S./°C
Differential Nonlinearity		2.5	30		2.5	•	ppm of F.S./°C
MONOTONICITY		ranteed over			aranteed over		
PROGRAMMABLE OUTPUT		0 to +10					v
RANGES (See Figs. 5, 6)		-5 to +5					V
ALIBRATION ACCURACY  Full Scale Error with Fixed 25Ω  Resistor		±0.1	1		••		% of F.S.
Bipolar Zero Error with Fixed 10Ω			Î			i	.,
Resistor		<b>‡0.1</b>	;		••	!	% of F.S.
ALIBRATION ADJUSTMENT RANGE				· · ·	••		
Full Scale (With 50Ω Trimmer)		20.5			••		% of F.S. % of F.S.
Bipolar Zero (With 20Ω Trimmer)		±0.2					7 UI F.3.

<sup>\*\*</sup>Specifications same as ADS61S specs.
Specifications subject to change without notice.

#### **DIGITAL LOGIC INTERFACE**

All standard positive supply logic families interface easily with the AD561. The digital code is positive true binary (all bits high, logic "1", gives positive full scale output). The logic inpuload factor (100nA max at logic "1", -25 $\mu$ A max at logic "0", 3pF capacitance), is less than one equivalent digital load for all logic families, including unbuffered CMOS. The digital threshold is set internally as a function of the positive supply, as shown in Figure 1. For most applications, connecting  $V_{CC}$  to the positive logic supply will set the threshold at the proper level for maximum noise inimunity. For nonstandard applications, refer to Figure 1 for threshold levels. Uncommitted by input lines will assume a "1" state (similar to TTL), but they are high impedance and subject to noise pickup. Unused digital input should be connected directly to ground or  $V_{CC}$ , as desired.





Figure 1. Digital Threshold Vs. Positive Supply



#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm),

Figure 2.

# THE AD561 OFFERS TRUE 10-BIT RESOLUTION OVER FULL TEMPERATURE RANGE

ACGURACY: Anal. 2 Devices defines accuracy as the maximum deviation of the actual, adjusted DAC output (see page 5) from the ideal analog output (4 straight line drawn from 0 to F.S. = 11.5B) for an; bit combination. The AD561 is laser trimined to 1/41.5B (0.025) of F.S.) maximum error at +25°C for the K and Tiversions = 1.21.5B for the J and S.

MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant for increasing digital inputs such that the output will always be a single-valued function of the input. All versions of the AD561 are monotonic over their full operating temperature range.

DIFFERENTIAL NONLINEARITY: Monotonic behavior requires that the differential nonlinearity error be less than 1LSB both at +25°C and over the temperature range of interest. Differential nonlinearity is the measure of the variation in nanlog value, normalized to full scale, associated with a 1LSB change in digital input code. For example, for a 10 volt full scale output, a change of 1LSB in digital input code should result in a 9.8mV change in the analog output (1LSB = 10V x 1/1024 = 9.8mV). If in actual use, however, a 1LSB change in the input code results in a change of only 2.45mV (1/4LSB) in analog output, the differential nonlinearity error would be 7.35mV, or 3/4LSB. The AD561K and T have a max differential linearity error of 1/2LSB.

The differential nonlinearity temperature coefficient must also be considered if the device is to remain monotonic over its full operating temperature range. A differential nonlinearity temperature coefficient of 2.5ppm $^{\circ}$ C could under worst case conditions for a temperature change of +25°C to +125°C add 0.025% (100 x 2.5ppm $^{\circ}$ C of error). The resulting error could then be as much as 0.025% = 0.025% = 0.05% of F.S. (1/2LSB represents 0.05% of F.S.). To be sure of accurate performance all versions of the AD561 are therefore 100% tested to be monotonic over the full operating temperature range.




Figure 3. Ch p Bonding Diagram

#### **AD561 ORDERING GUIDE**

MODEL	TEMP RANGE	ACCURACY \$\psi +25 \cdot C	GAIN 1.C. (of F.S./ C)	1-24	PRICE 25-44	100 - 999
AD561J	0 to +70°C	to USB max	80ppn max	\$15.0%	\$12.57	<b>5</b> 4 45
AD361K	0 to •70°C	2 of SB max	ЗОрри, нах	522.5	\$18 .	\$15 (A)
AD561S	-55 to +125°C	254.58 max	60ppm max	527	\$22	\$18.00
AD561S/883R*	-55 to +125°C	21/LNB max	60ppm max	\$35.0	524	524 (%)
AD5611	-55 to +125°C	254 SB mas	30ppm max	548	\$4.	\$32.00
AD561T/883R*	-55 to +125°C	Mal Skimis	Money erry	\$600	44.	\$40.00

<sup>\*</sup>The AD5615/882H and AE5611 (BB3B are fully processed to ME SELEBBA), Method 50014, 6, 200 K. The complete procedure list to available on request.

THIS PAGE IS BEET TOALITY PRACTICABLE
FROM COLY FURNITHED TO DDC

## CONNECTING THE AD561 FOR BUFFERED VOLTAGE OUTPUT

The standard current-to-voltage conversion connections using an operational amplifier are shown here with the preferred trimming techniques. If a low offset operational amplifier (AD510, AD7411, AD301AL) is used, excellent performance can be obtained in many situations without trimming. (A 5mV op amp offset is equivalent to 1/21.SB on a 10 volt scale). If a 25 $\Omega$  fixed resistor is substituted for the 50 $\Omega$  trimmer, unipolar zero will typically be within ±1/10LSB (plus op amp offset), and full scale accuracy will be within ±1LSB. Substituting a 10 $\Omega$  resistor for the 20 $\Omega$  bipolar offset trimmer will give a bipolar zero error typically within ±1LSB.

The AD509 is recommended for buffered voltage-output applications which require a settling time to 252LSB of one microsecond. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25picofarad DAC output capacitance.

#### FIGURE 5. UNIPOLAR CONFIGURATION

This configuration will provide a unipolar 0 to +10 volt output range.

#### STEP 1... ZERO ADJUST

Turn all bits OFF and adjust op amp trimmer, R<sub>1</sub>, until the output reads 0.000 volts (1LSB = 9.76mV).

#### STEP II . . . GAIN ADJUST

Turn all bits ON and adjust  $50\Omega$  gain trimmer,  $R_2$ , until the output is 9.990 volts. (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 volts.) If a 10.23V full scale is desired (exactly 10mV/bit), insert a  $120\Omega$  resistor in series with  $R_2$ .

#### FIGURE 6. BIPOLAR CONFIGURATION

This configuration will provide a bipolar output voltage from -5.000 to +4.990 volts, with positive full scale occurring with all bits ON (all 1's).

#### STEP I ... ZERO ADJUST

Turn ON MSB only, turn OFF all other bits. Adjust  $20\Omega$  trimmer R<sub>3</sub>, to give 0.000 output volts.

#### STEP II . . . GAIN ADJUST

Turn OFF all bits, adjust  $50\Omega$  gain trimmer to give a reading of -5.000 volts.

Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, the op amp trimmer is unnecessary unless the untrimmed offset drift of the op amp is excessive.

#### FIGURE 7. ±10 VOLT BUFFERED BIPOLAR OUTPUT

The AD561 can also be connected for a ±10 volt bipolar range with an additional external resistor as shown in Figure 7. A larger value trimmer is required to compensate for tolerance in the thin film resistors (which are trimmed to match the full scale current). For best full scale temperature coefficient per formance, the external resistors should have a T.C. of -50ppm/°C. For applications requiring optimum performance, a ±10 volt bonding option is available on special order.

#### PIN CONFIGURATION TOP VIEW




Figure 4.




Figure 5. 0 to +10V Unipolar Voltage Output




Figure 6. 15V Buffered Bipolar Voltage Output




Figure 7. ±10V Buffered Voltage Output

#### CIRCUIT DESCRIPTION

A simplified schematic with the essential circuit features of the AD561 is shown in Figure 8. The voltage reference, CR1, is a buried zener (or subsurface breakdown discrete This device exhibits far better all around performance than the NPN baseemitter reverse-breakdown diode (surface zener), which is in nearly universal use in integrated circuits as a voltage reference. Greatly improved long term stability and lower noise are the major benefits the buried zener derives from isolating the breakdown point from surface stress and mobile oxide charge effects. The nominal 7.5 volt device (including temperature compensation circuitry) is driven by a current source to the negative supply so that the positive supply can be allowed to go as low as 4.5 volts. The temperature coefficient of each diode is determined individually; this data is then used to laser trim a compensating circuit to balance the overall T.C. to zero. The typical resulting T.C. is 0 to  $\pm 15$  ppm  $^{-2}$ C.

The negative reference level is inverted at 2 scaled by  $A_1$  to give a +2.5 volt reference (which can be driven by the low positive supply). The AD561, packaged in the 16-pin DIP, has the +2.5 volt reference (REF OUT) connected directly to the input of the control amplifier (REF IN). The buffered reference is not directly available externally except through the 2.5k $\Omega$  bipolar offset resistor; it can still be used as a voltage reference as shown below in Figure 9.

The 2.5k $\Omega$  scaling resistor and control amplifier  $A_2$  then force a 1mA reference current to flow through reference transistor

Q1, which has a relative emitter area of 8A. This is accomplished by forcing the bottom of the ladder to the proper voltage. Since  $Q_1$  and  $Q_2$  have equal emitter areas and have equal  $5k\Omega$  emitter resistors,  $Q_2$  also carries ImA. The ladder voltage drop constrains  $Q_7$  (with area 4A) to earry only 0.5mA;  $Q_8$  carries 0.25mA, etc.

The first four significant bit cells are scaled exactly in emitter area to match  $Q_1$  for optimum  $V_{BE}$  and  $V_{BE}$  drift match, as well as for beta match. These effects are insignificant for the lower order bits, which account for a total of only 1/16 of full scale. However, the 18mV  $V_{BI}$  difference between two matched transistors carrying emitter currents in a ratio of 2:1 must be corrected. This is done by forcing 120 $\mu$ A through the 150 $\Omega$  interhase resistors. These resistors and the R-2R ladder resistors are actively laser-trimmed at the wafer level to bring total device accuracy to better than 4LSB. Sufficient ratio accuracy in the last two bits is obtained by simple emitter area ratio such that it is unnecessary to use additional area for ladder resistors. The current in  $Q_{16}$  is added to the ladder to balance it properly but is not switched to the output; thus full scale is 1023/1024 x 2mA.

The switching cell of  $Q_3$ ,  $Q_4$ ,  $Q_5$  and  $Q_6$  serves to steer the cell current either to ground (BIT 1 low) or to the DAC output (BIT 1 high). The entire switching cell carries the same current whether the bit is on or off, thus minimizing thermal transients and ground current errors. The logic threshold, which is generated from the positive supply (see Digital Logic Interface) is applied to one side of each cell.




Figure 8. Circuit Diagram Showing Reference, Control Amplifier, Switching Cell, R-2R Ladder, and Bit Arrangement of AD561

#### PRECISION LOW-NOISE REFERENCE

The precision reference of the AD561 can be brought out separately from the DAC to serve as a master system reference. Since the reference is connected through the 2.5k $\Omega$  bipolar offset resistor, it must be buffered externally, as shown here in Figure 9. The DAC section can still be operated independently in a unipolar mode, but internal thermal and ground loop effects will create crosstalk of about 0.01% with an ideal ground. The long term stability of this reference will be especially good, typically  $\pm 0.01\%$  per year or better. If the filter capacitor, C is not used, wideband output noise will be about 120ppm p-p (1.2mV p-p for 10 volts). If C is  $\pm 7.7\mu\text{F}$ , wideband noise will be about  $25\mu\text{V}$  p-p (10 volts cut) and  $15\mu\text{V}$  p-p from 0.1 to 10Hz.




Figure 9. Precision Ultra Low Noise Reference

#### **SETTLING TIME**

ga ar ga is sin. Magazin

The high speed NPN current steering switching cell and internally compensated reference amplifier of the AD561 are specifically designed for fast settling operation. The typical settling time to ±0.05% (MLSB) for the worst case transition (major carry, 0111111111 to 1000000000) is less than 250ns, the lower order bits all settle in less than 200ns. (Worst case settling occurs when all bits are switched, especially the MSB.) But full realization of this high speed performance requires strict attention to detail by the user in all areas of application and testing

The settling time for the AD561 is specified in terms of the current output, an inherently high speed DAC operating mode. However, most DAC applications require a current-to-voltage conversion at some point in the signal path, although an unbuffered voltage level (not using an op amp) is suitable for use in a successive-approximation A/D converter (see page 8), or in many display applications. This form of conversion can give very fast operation if proper design and layout is done. The fastest voltage conversion is achieved by connecting a low value resistor directly to the output, as shown in Figure 12. In this case, the settling time is primarily determined by the cell switching time and by the RC time constant of the AD561 output capacitance of 25 picofarads (plus stray capacitance) comhined with the output resistor value. Settling to 0.05% of full scale (for a full scale transition) requires 7.6 time constants. This effect is important for  $R > 1k\Omega$ 

If an op amp must be used to provide a low impedance output signal, some loss in settling time will be seen due to op amp dynamics. The normal current-to-voltage converter op amp circuits are shown in the applications circuits on page 5 using the fast settling AD509. The circuits shown settle to  $\pm 15 \text{LSB}$  in 600ns unipolar and 1.1 $\mu$ s bipolar. The DAC output capacitance which acts as a stray capacitance at the op amp inverting input, must be compensated by a feedback capacitor, as shown. The value should be chosen carefully for each application and each op amp type.

Fastest operation will be obtained by minimizing lead lengths, stray capacitance and impedance levels. Both supplies should be bypassed near the devices; 0.1µF will be sufficient since the AD561 runs at constant supply current regardless of input code.

#### **POWER SUPPLY SELECTION**

The AD561 will operate over a wide range of power supply voltages, with a total supply from 15.3 to 33 volts. Symmetrical supplies are not required, and in many applications not recommended. Maximum allowable supplies are ±16.5 V.

The positive supply level determines the digital threshold level, as explained on page 4 and shown in Figure 1. It is therefore recommended that  $V_{CC}$  be connected directly to the digital supply for best threshold match.

Positive output voltage compliance range is unaffected by the positive supply level because of the open collector output stage design, thus the full +10 volt compliance is available even with a +5 volt V<sub>CC</sub> level. Power supply rejection, is excellent, so that digital supply noise will not be reflected to the output but use of a 0. IµF bypass capacitor near the AD561 is recommended for decoupling.

The nominal negative supply level is -15 volts, with an allow able range of -10.8 to -16.5 volts. The negative supply level affects the negative compliance range, as shown in Figure 10

#### **OUTPUT VOLTAGE COMPLIANCE**

The AD561 has a typical output compliance range from -3 to +10 volts. The output current is unaffected by changes in the output terminal voltage over that range. This results from the use of open collector output switching stages in a cascode configuration, and gives an output impedance of  $40 \mathrm{M}\Omega$ . Positive compliance range is limited only by an elector breakdown (and is independent of positive supply levell, but the negative range is limited by the required bias levels and resistor ladder voltage. Negative compliance varies with negative supply, as shown in Figure 10. The compliance range is guaranteed to be -2 to +10 volts with  $V_{EE}$  = -15 volts.




Figure 10 Typical Negative Compliance Range Vs. Negative Supply.

#### **DIRECT UNBUFFERED VOLTAGE OUTPUT**

The wide compliance range allows direct current-to-voltage conversion with just an output resistor. Figure 1 shows a connection using the gain and bipolar output resistors to give a  $\pm 1.66$  volt bipolar swing. In this situation, the digital code is complementary binary. Other combinations of internal and external output resistors  $(R_X)$  can be used to scale to alternate voltage ranges, simply by appropriately scaling the 0 to -2mA unipolar output current and using the 2.5 volt reference voltage for bipolar offset. For example, setting  $R_X=2.5k\Omega$  gives a  $\pm 1$  volt range with a  $1k\Omega$  equivalent output impedance. A 0 to +10 volt output can be obtained by connecting the  $5k\Omega$  gain resistor to 9.99 volts; again the digital code is complementary binary.




Figure 11 Unbuffered Bipc ar Voltage Output

#### HIGH SPEED 10-BIT A/D CONVERTERS

The fast settling characteristics of the AD561 make it ideal for high speed successive approximation A/D converters. The internal reference and trimmed application resistors allow a 10-bit converter system to be constructed with a minimum parts count Shown here is a configuration using standard components, this system completes a full 10-bit conversion in  $5.5\mu s$  unipolar or 12 $\mu s$  bipolar. This converter will be accurate to  $\pm 1/21.5 \, B$  of 10 bits and have a typical gain T.C. of 10ppm/°C.

In the unipolar mode, the system range is 0 to 9.99 volts, with each bit having a value of 9.76mV. For true conversion accuracy, an A Do converter should be trummed so that a given bit code output results from input levers from 1/2LSB below to 1/2LSB above the excit voltage which that code represents. Therefore, the converter zero point should be trimined with an input voltage of +4.9mV. from P<sub>1</sub> until the LSB just begins to appear in the output code (ail other bits "0"). For full scale, use an input voltage of +9.9985 volts (10 volts + 1LSB = 1/2LSB); then trim R<sub>2</sub> again until the LSB just begins to appear (all other bits "1").

The bipolar signal range is -5.0 to +4.99 volts. Bipolar offset trimming is done by applying a +4.9mV input signal and trimming  $R_1$  for the LSB transition (MSB "1", all other bits "0").

Full scale is set by applying 4.995 volts and trimming R<sub>2</sub> for the LSB translation (all other bits "0"). In many applications, the pretrainmed application resistors are sufficiently accurate that external trainmers will be unnecessary, especially in situations requiring less than full 10 bit ±%LSB accuracy.

For fastest operation, the impedance at the comparator summing node  $\pi$  is be minimized, as mentioned in the section on settling time. However, lowering the impedance will reduce the voltage signal to the comparator (at an equivalent impedance of  $1k\Omega$ . 1kSB=2mV) to the point that comparator performance  $\pi$ . The sacrificed  $\Lambda$   $1k\Omega$  resistor is the optimum value for this application for 10-bit accuracy. The chart shown in the figure  $g_1$ —sithe speed of the ADC for  $\hbar/2LSB$  accuracy (and no missing exclass) for 6, 8 and 10-bit resolution.

A much finite converter can be constructed by using higher performance external components. Each individual high-order bit settles in less than 250ns, the low-order bits less than 260ns. Because of this, a staged clock which speeds up for lower bits will improve the speed. Also, a faster comparator and Schottky TTL or ECL logic would be necessary. 10-bit converters in the 3 to 5µs rayge could be built around the AD561 with these techniques.




Figure 12. Fast Precision Analog to Digital Converter

DIGITAL 4 TO 20mA OR 1 TO 5 VOLT CONVERTER A direct digital 4 to 20mA or 1 to 5 volt line driver can be built with the AD561 as shown in Figure 13. The 2.5 volt reference is divided to provide 1 volt at the op amp non-inverting input — thus a zero input code results in a 1 volt output at the Darlington emitter ( $V_{OUT}$ ). The 2k feedback resistance converts the nominal 2mA (220%) full scale output from the AD561 to 4 volts, for a total output of 5 volts F.S. The voltage at the emitter forces a proportional current through the 250 $\Omega$  (which appears at the collector as  $I_{OUT}$ ). The AD561 current is added to the 4–20mA line; thus 5 volts full scale gives 22mA in the current loop. For exactly 20mA, trim the 1k pot for 4.5V F.S. (A single op amp circuit will not produce both 1 to 5 volt and 4 to 20mA outputs simultaneously.)




Figure 13. Digital 4 to 20mA or 1 to 5 Volt Line Driver

DIGITALLY PROGRAMMABLE SETPOINT COMPARATOR Figure 14 demonstrates a high accuracy systems-oriented setpoint comparator. The 2.5 volt reference is buffered and amplified by the AD741K to produce an exact 10.000 volt reference which  $\alpha$  ald be used as a primary system reference for several such circuits. The +10 volt compliance of the AD561 then allows it to generate a zero to +10 volt output swing through the 5k $\Omega$  application resistor without an additional op amp. The digital code for this system will be complementary binary (all 1's give  $\approx$  00 volts out).




Figure 14. Digitally Programmable Set Point Comparator



# **Operational Amplifiers**

# LM108A/LM208A/LM308A operational amplifier general description

The LM108A, LM208A and LM308A are precision operational amplifiers having specifications about a factor of ten better than FET amplifiers over their operating tamperature range. In addition to low input currents, these devices have extremely low offset voltage, making it possible to eliminate offset adjustments, in most cases, and obtain performance approaching chopper stabilized amplifiers.


The devices operate with supply voltages from ±2V to ±20V and have sufficient supply rejection to use unregulated supplies. Although the circuit is interchangeable with and uses the same compensation as the LM101A, an alternate compensation scheme can be used to make it particularly insensitive to power supply noise and to make supply bypass capacitors unnecessary. Outstanding characteristics include:

- Offset voltage guaranteed less than 0.5 mV
- Maximum input bias current of 3.0 nA over temperature

- Offset current less than 400 pA over temperature
- Supply current of only 300 μA, even in saturation
- Guaranteed 5 µV/°C drift.

The low current error of the LM108A series makes possible many designs that are not practical with conventional amplifiers. In fact, it operates from 10  $M\Omega$  source resistances, introducing less error than devices like the 709 with 10  $k\Omega$  sources. Integrators with drifts less than 500  $\mu V/\text{sec}$  and analog time delays in excess of one hour can be made using capacitors no larger than 1  $\mu F$ .

The LM208A is identical to the Lf1108A, except that the LM208A has its performance guaranteed over a -25°C to 85°C temperature range, instead of -55°C to 125°C. The LM308A has slightly-relaxed specifications and has its performance guaranteed over a 0°C to 70°C temperature range.




# LM108A/LM208A absolute maximum ratings


Storage Temperature Range Lead Temperature (Soldering, 10 sec)

### compensation circuits

Standard Compensation Circuit



Iternate\* Frequency Compensation



#### electrical characteristics (Note 4)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	T <sub>A</sub> = 25°C		03	0.5	mV
Input Offset Current	T <sub>A</sub> = 25°C		0.05	0.2	nA
Input Bias Current	TA = 25°C	1	0.8	2.0	nA
Input Resistance	TA = 25°C	30	70		МΩ
Supply Current	T <sub>A</sub> = 25°C		0.3	0.6	mA
Large Signal Voltage Gain	$T_A = 25^{\circ}C$ , $V_S = \pm 15V$ $V_{OUT} = \pm 10V$ , $R_L \ge 10 k\Omega$	80	300		V/mV
Input Offset Voltage				1.0	mV
Average Temperature Coefficient of Input Offset Voltage			1.0	5.0	μV/°C
Input Offset Current		1	ł	0.4	nA
Average Temperature Coefficient of Input Offset Current			0.5	2.5	pA/°C
Input Bias Current		j	İ	3.0	nA
Supply Current	TA = +125°C	1	0.15	0.4	mA
Large Signal Voltage Gain	$V_{S} = \pm 15V, V_{OUT} = \pm 10V$ $R_{L} \ge 10 \text{ k}\Omega$	40		•	V/mV
Output Voltage Swing	$V_S = \pm 15V$ , $R_L = 10 \text{ k}\Omega$	213	±14		v
Input Voltage Range	V <sub>3</sub> = ±15V	1135			٧.
Common Mode Rejection Ratio		96	110		₫B
Supply Voltage Rejection Ratio		96	110		dЗ

-65°C to 150°C

300°C

Note 1: The maximum junction temperature of the LM108A is 150°C, while that of the LM208A is 100°C. For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of 150°C/N, junction to ambient, or 45°C/W, junction to case For the flat package, the derating is based on a hinermal resistance of 185°C/N, when mounted on a 1/16-inch thick epoxy glass board with ten, 0.03-inch-wide, 2-ounce copper conductors. The thermal resistance of the dual-in-line package is 100°C/N, junction to ambient.

Note 2: The inputs are shunted with back to-back diodes for overvotage protection. Therefore, excessive current will flow if a differential input voltage in excess of IV is applied between the inputs unless some limiting resistance is used.

Note 3: For supply voltages less than \$15V, the absolute max mum imput voltage is equal to the supply voltage.

Note 4. These specifications apply for  $^2$ 5V  $\leq$  V $_5$   $\leq$   $^2$ 20V and  $^{-5}$ 5°C  $\leq$  T $_A$   $\leq$  125°C, unless otherwise, specified. With the LM208A, however, all temperature specifications are limited to  $^{-25}$  C  $\leq$  T $_A$   $\leq$  85°C.

2-149

#### **LM308A**

#### absolute maximum ratings

Supply Voltage 218V
Power Dissipation (Note 1) 500 mtV
Differential Input Current (Note 2) 210 mA
Input Voltage (Note 3) 215V
Output Short-Circuit Duration Indefinite
Operating Temperature Range 0°C to 70°C
Storage Temperature Range -65°C to 150°C
Lead Temperature (Soldering, 10 sec) 300°C

#### electrical characteristics (Note 4)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Valtage	T <sub>A</sub> = 25°C		0.3	0.5	mV
Input Offset Current	T <sub>A</sub> = 25°C	į .	0.2	,	nA.
Input Bias Current	T <sub>A</sub> = 25°C	Ē.	1.5	7	nA.
Input Resistance	T <sub>A</sub> = 25°C	10	40		WZS
Supply Current	T <sub>A</sub> = 25°C, V <sub>5</sub> = 215V	1	0.3	9.8	mA
Large Signal Voltage Gain	T <sub>A</sub> = 25°C, V <sub>5</sub> = ±15V V <sub>OUT</sub> = ±10V, R <sub>k</sub> ≥ 10 kΩ	80	300		V/mV
Input Offset Voltage				0.73	mV
Average Temperature Coefficient of Input Offset Voltage			1.0	5.0	u∨/°C
Input Offset Current	:			1.5	nA.
- Average Temperature Coefficient of Input Offset Current Input Bias Current	·		2.0	10 10	pA/°C nA
Large Signal Voltage Gain	$V_{3} = \pm 15V$ , $V_{OUT} = \pm 10V$ $R_{L} \ge 10 \text{ k}\Omega$	<b>6</b> 0			V/mV
Output Voltage Swing	V <sub>5</sub> = ±15V, R <sub>6</sub> = 10 kΩ	113	214		V
Input Voltage Range	V <sub>5</sub> = ±15V	214			v
Common Mode Rejection Ratio		96	110		dt
Supply Voltage Rejection Ratio		96	110		dB

Note 1: The maximum junction temperature of the LM308A is 85°C. For operating at slevated temperatures, devices in the TQ-5 package must be derated based on a thermal resistance of 150 CM, junction to ambient, or 45 CAW, junction to core. For the flat package, the derating is based on a thermal resistance of 185°CM when mounted on a 1/16-inch-thick epoxy glass board with ten, 0.03-inch-wide, 2-ounce copper conductors. The thermal resistance of the dust-in-line package is 100°CM, junction to ambient.

Meto 2: The inputs are shunted with back to back diades for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1V is applied between the imputs unless some limiting resistance is used.

Note 3: For supply voltages lass than \$15V, the absolute maximum input voltage is equal to the supply voltage.

Note 4: These specifications apply for 25V  $\leq$  V<sub>S</sub>  $\leq$  215V and 0°C  $\leq$ T<sub>A</sub>  $\leq$  70°C, unless atherwise specified.

2-150

# **Operational Amplifiers**

# LM741/LM741C operational amplifier general description


The LM741 and LM741C are general purpose operational amplifiers which feature improved performance over industry standards like the LM709. They are direct, plug in replacements for the 709°C, LM201, MC1439, and 748 in most applications.


The offset voltage and offset current are guaranteed over the entire common mode range. The amplifiers also offer many features which make

their application neurly foolproof, overload protection on the input and output, no latch up when the common mode range is exceeded, as well as freedom from oxilitations.


The LM741C is identical to the LM741 except that the LM741C has its performance guaranteed over a 0°C to 70°C temperature range, instead of -55°C to 125°C.

#### schematic and connection diagrams







Order Number LM741H or LM741CH See Package 11



Order Number LM741CN See Pockage 20



Order Number LM741F See Package 3



Order Number LM741CD See Package 1 Order Number LM741CN-14 See Package 22 2

THIS PAGE IS BEST QUALITY PEACTICABLE PROM CONY MELAJULID TO SEC

2.229

#### absolute maximum ratings

| 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V | 127V |

#### electrical characteristics (Note 3)

, bystates	CONDITIONS	L	LM741			LM7410		UNITS
72-2-6168	CONDITIONS	MIN	143	MAR	MIN	TYP	MAX	J. OAVIS
Input Offset Voltage	Ta = 25°C, Rg < 10 ktt		10	53		1.0	40	-v
Inque Gillus Corrent	₹ <u>.</u> • 25°C		30	296		30	200	
Inquit 3-ss Current	1" - 52,C		500	500		200	500	
Ingus Residence	7. • 25'C	03	10		03	1.0		m/2
Supply Current	TA - 25'C, V3 - :15V		17	28	]	.,	5.0	
Large Signel Veltage Gain	$T_A = 29^{\circ}C$ , $V_A = 115V$ $V_{OU,f} = 110V$ , $R_L \ge 2 \text{ kHz}$	50	160		25	160		V~V
Input C**Mr Voltage	A <sub>8</sub> < 10 kΩ			60			7.5	V
Inquit Offer Current		}		500	}		200	••
Insuz Sus Current				15			0.0	,a4
ووسل Signar Voltage Gow	V <sub>5</sub> + ±15V, V <sub>DM7</sub> + ±10V R <sub>6</sub> ≥ 3 x (2	25			15			YmY
Output Vortage Sering	V <sub>0</sub> = ±15V, R <sub>L</sub> = 10 kΩ R <sub>L</sub> = 2 kΩ	:12 :10	214 213		:17	214 213		*
Irona Valleys Range	V <sub>9</sub> = :19V	:17			:12			<b> </b> •
Common Made Reposition Parce	R <sub>0</sub> < 10 kil	70	90		70	90		a ·
Supply Voltage Rejection Paris	R <sub>2</sub> < 10 kS?	"	*		"	96		a

Note 1: The maximum junction temperature of the LM741 is 150°C, while that of the LM741C is 100°C. For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of 150°C/W, junction to case.

Note 2: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the aupply voltage.

Note 3: These specifications apply for Vg = 215V and -55°C  $\leq$  T $_{A} \leq$  125°C, unless otherwise specified. With the LM741C, however, all specifications are limited to 0°C  $\leq$  T $_{A} \leq$  70°C and Vg=215V.

THIS PAGE IS REST QUITITY PRACTICABLE


2-230

	Appears of the parties  Pres states	Minel pronument	news and untillian	
	CO-200 SENIES	CO-211-1 SERIES	CO-211 SERIES	CO-211-5 SERIES
1		mat/2/ (at a 2 ) a mag CO	CO 357: 1 = 13 9//bay	*CO 218.5 ** 10 m/day
The state of the s	CO 200: 1 10 10 10 10	CD 207 1 1 12 Video	CO 218: 3 + 10 4/6s	CO 217 St. 19 to 1/10m
	CO.363: 3a to 60,4m	CO 218-0 - 11 William	CO 216: 5 e to 9/4km	CO 246 5. 3 a 10 Volum
	CO-302: 5 1 10 0/4Jy	CO-215-4: 5 a 40 7/day	CO-214: 1 a 10 %/day	CO 215-5: 5 a 10 %/day
		CO-214-1: 1 a 10 %/duy	CO-211: 1 # 10 1/day	CO-214-5: 1 a 10 a/day
1	# Asp/n. 01 = 6).	twofacto ageny fully muchida are only unadeble at 1, 2, 4 an	the 10 Vides everage agent rate mounts are only unskelde at 1, 2, 4 and 6 lithit with are or logic out, or 10 lithit with are output)	inte Gudpid
Output Frequency:		1 MHz, 2 MHz, 4 MHz, 5 MHz or 10 MMz standard (other frequencies evariable)	landard (other frequencies available)	
Overa Level:	_	> 1 time this 500 others :> 1 time this 500 others (TTL, ECL, CMOS compatible output of other sinessee levels options?)	>1 vina into 500 ohms optional)	TTL Compatible Drives 10 TTL todis
Commence Offices on				
September 5%	× × × × × × × × × × × × × × × × × × ×	* 01 x 2 × >	O 1 5 1 0 0	· 2 × 10 •
- 10°-	×+= 10 •	• 01 ng · ·	- 01 H 10 >	
P.C In + SP.C.		- Ot = 1 - 7	< 5 x 10 0	. 3 . 10 .
- 30°C to + 78°C:		< .3 x 10 *		
		78		Opion "A" - 1 x 10 Fever - 9-C to + 56-C Opion "B" - 3 x 10 Fever - 20-C to + 70-C
Shed Term Stabildy:	/1 n 10 14/100¢	2 - 1 x 10 */ sec	<1 n 10 19/nec	9
Phone Mone (SSB 48/Nz)				
100 Ma ham carrer:	- 11548	- 115 dB	- 115 dB	
1 KHz from carrier		- 125 dB	86 271 -	
	SI 00 40	(Up to 15 of improvement evaluate, depending upon mequency)		
Imput Valtage:	24 VDC stendard	24 VDC standard yied voltage between 5	24 VDC standard	s voc
:			•	
Substant of 25°C.	6 welts 3 wretts	6 watts 3 watts	7 m 275.	Swatts Swatts
			(Units with reduced power dean arcelule)	mere efectues articol.oftler)
Namence: (sineware unds)	20 dB below desired out	28 dB below desired output. If internal multiplication is used, subharmonics are also down 70 dB. Namente and subharmonic attentation can be improved on special order.		
frequency Adjustment:	i .	cient to compensate for 5-10 years of crystal aging	Range sufficient to comprend to 6-10 years of crystal aging. Setable to -< 1 is 10 is use "V" option for improved systability	atabality
Oven Control:	Proportional	,	č	
Sice/Weight:	2" x 2" x 4", 10 oz. (51 x 51 x 102 mm, 0.3 Kgm)	3", 7 oz. 76 mm, 0.2 Kgm)	2"x 2" x 3", 3", 3", 3", 3", 3", 3", 3", 3", 3",	!
		Standard Oriel plug med fewer fruits Goulon H. Brin and broken backer beginning to golden U. UCI 1819 U august connector, 7 on sedert Opinon W. SMA aufput connector, 7 on sedert broader Opinon W. SMA aufput connector, 7 on sedere broader Opinon W. SMA aufput connector, 7 on sedere broader Opinon W. SMA aufput connector, 7 on sedere broader Opinon W. SMA aufput connector, 7 on sedere broader Opinon W. SMA aufput connector of the sedere broader opinon with the sedere s	Or at plug met best stadt.  Ben audoren menden spiece of ocean plug.  SAA autpet connector, 7 pen solder header end 4 studs.  SAA autpet connector, 7 pen solder header and 4 studs.  BHC outpet connector, 7 pen solder header and 4 studs.  BHC outpet connector, 7 pen solder header and 4 studs.	
A. weight	<b>3</b>	VCXO operation permits remote frequency adjustment or tocking onto an external frequency source	int or locking onto an external frequency source	
(Electronic Tuming)	V. 99A	to Model Number (e.g., CO-216V) Nominal range in	Add "V" to Model Number (e.g., CO-216V) Nominal range with O-5V control is 3 t 10 / (wider deviations available)	ibke)

ateriated the second second second second

For higher stability models, see literature covering the CO-244V and CO-246V. For higher frequency models, see literature covering VMF excitators

Unit provides same performance on CO-211 CO-211-1 and CO-211-5 Series oscillators but in [15" a 13" a 3" package (volume reduction more than 40%).



	No. of Copies
Office of Naval Research 800 N. Quincy Street Arlington, Virginia 22217 Attn: Code 222 102-CS 480	2 1 1
Director Naval Research Laboratory 4555 Overlook Avenue S.W. Washington, D.C. 20375	6
Director Office of Naval Research Branch Office 1030 East Green Street Pasadena, California 91106	1
Director Office of Naval Research Branch Office 495 Summer Street Boston, Massachusetts 02210	. 1
Director Office of Naval Research Branch Office 536 South Clark Street Chicago, Illinois 60605	1
Commander Naval Surface Weapons Center Acoustics Division	
White Oak Silver Springs, Maryland 20910 Attn: Dr. Zaka Slawsky	1
Commanding Office Office of Naval Research Branch Office Box 39 FPO New York 09510	1
Officer in Charge Naval Ship Research and Development Center Annapolis Laboratory Annapolis Maryland 21402	1

Naval Sea Systems Command, Nat. Center # 2	
2521 Jefferson Davis Highway	
Arlington, Virginia 20360 Attn: SEA 037	,
	1
Carey Smith, 06HI David F. Bolka, 06H2	i
David F. Bolka, UUNZ	+
Commanding Office	
Fleet Numerical Weather Control	
Monterey, California 93940	1
Defense Documentation Center	
Cameron Station	
Alexandria, Virginia 22314	12
•	
Director of Navy Laboratories	
Chief of Naval Material	
2211 Jefferson Davis Highway	
Crystal Plaza #5	
Arlington, Virginia 20360	
Attn: Dr. James Probus, MAT 03L	1
Commander	•
Naval Electronic Systems Command	
2511 Jefferson Davis Highway, Nat. Center #1	
Arlington, Virginia 20360	
Attn: CDR A. R. Miller, ELEX 320	1
Commander Naval Ship Research & Development Center	
Department of the Navy	
Bethesda, Maryland 20084	,
Attn: Mr. Craig Olson	1
Unclassified Library	7
Chief of Naval Operations	
Room 4D518, Pentagon	
Washington, D.C. 20350	
Attn: CAPT. A. H. Gilmore	1
Commander	
Naval Ocean Systems Center	
Department of the Navy	
San Diego, California 92132	
Attn: Dr. Dan Andrews	1
Mr. Henry Aurand	ī
Dr. Doon Venns	1

Superintendent	
Naval Research Laboratory	
Underwater Sound Reference Division P. O. Box 8337	
Orlando, Florida 32806	1
Oliando, Florida 32000	_
Commanding Officer	
Naval Underwater Systems Center	
New London Laboratory	
New London, Connecticut 06320	
Attn: Dr. A. Nuttal	1
Mr. A. Ellinthorpe	1
Dr. D. M. Viccione	1
Commander	
Naval Air Development Center	
Department of the Navy	
Warminster, Pennsylvania 18974	
Attn: Unclassified Library	1
4	
Commanding Office	
Naval Coastal Systems Laboratory	
Panama City, Florida 32401	_
Attn: Unclassified Library	1
Cunavintandant	
Superintendent U.S. Naval Academy	
Annapolis, Maryland, 21402	
Attr: Library	1
Superintendent	
Naval Postgraduate School	
Monterey, California 93940	_
Attn: Unclassified Library	1
Commonding Offices	
Commanding Officer Naval Intelligence Support Center	
4310 Suitland Road	
Suitland, Maryland 20390	
Attn: Dr. Johann Martinek	1
Mr. E. Bissett	1
Commanding Office	
Naval Underwater Systems Center	
Newport Laboratory	
Newport, Rhode Island 02840	1
Attn: Unclassified Library	Ť

Applied Research Laboratories University of Texas at Austin P.O. Box 8029 10000 FM Road 1325	
Austin, Texas 78712 Attn: Dr. Lloyd Hampton Dr. Charles Wood	1
Commander Naval Sea Systems Command Washington, D.C. 20362 Attn: Unclassified Library, SEA 03E	1
Dr. Melvin J. Jacobson Rensselaer Polytechnic Institute Troy, New York 12181	1
Dr. T. G. Birdsall Cooley Electronics Laboratory The University of Michigan Ann Arbor, Michigan 48109	1
Dr. Harry DeFerrari The University of Miami Rosenstiel School of Marine & Atmospheric Sciences	
4600 Rickenbacker Causeway Miami, Florida 33149	1
Dr. M. A. Basin S.D.P., Inc. 15250 Ventura Boulevard Suite 518 Sherman Oaks, California 91403	1
Dr. Walter Duing The University of Miami Rosenstiel School of Marine &	•
Atmospheric Sciences 4600 Rickenbacker Causeway Miami, Florida 33149	1
Dr. David Middleton 127 East 91st Street New York, New York 10028	1
Dr. Donald W. Tufts The University of Rhode Island Kingston, Rhode Island 02881	1

Dr. Loren W. Nolte Duke University Department of Electrical Engineering Durham, North Carolina 27706	1
Mr. S. W. Autrey Hughes Aircraft Company P. O. Box 3310 Fullerton, California 92634	1
Dr. Thomas W. Ellis Texas Instruments, Inc. 13500 North Central Expressway Dallas, Texas 75231	1
Dr. Terry Ewart Applied Physics Laboratory The University of Washington 1013 Northeast Fortieth Street Seattle, Washington 98195	1
Institute for Acoustical Research Miami Division of the Palisades Geophysical Institute 615 S.W. 2nd Avenue	
Miami, Florida 33130 Attn: Mr. M. Kronengold Dr. J. Clark Dr. S. Adams	1 1 1
Mr. Carl Hartdegen Palisades Geophysical Institute Sofar Station FPO New York 09560	1
Special Assistant for ASW Office of the Assistant Secretary of the Navy for Research, Engineering & Systems Washington, D.C. 20350	,
Attn: Dr. D. Hyde  Mr. Beaumont Buck Polar Research Laboratory 123 Santa Barbara Avenue	1
Santa Barbara, California 93101  Dr. M. Weinstein Underwater Systems, Inc.	1
8121 Georgia Avenue Silver Springs, Maryland 20910	1

Mr. Thomas G. Kincaid General Electric Company P. O. Box 1088	1
Schenectady, New York 12301	1
Dr. E. G. Baxa, Jr. Research Triangle Institute	
Research Triangle Park	
North Carolina 27709	1
Woods Hole Oceanographic Institution	
Woods Hole, Massachusetts 02543	
Attn: Dr. Paul McElroy	
Dr. R. Spindel	1
Mr. John Beuyoucos	
Hydroacoustics, Inc.	
321 Northland Avenue	
P. O. Box 3813	
Rochester, New York 14610	1
Maj R. J. Carpinella	
Wright-Patterson AFB	
Dayton, Ohio 45433	1
Atlantic Oceanographic & Meteorological	
Laboratories 15 Rickenbacker Causeway	
Miami, Florida 33149	
Attn: Dr. John Proni	1
	_
Dr. C. N. K. Mooers	
The University of Delaware Newark, Delaware 19711	1
·	•
Dr. Stuart Schwartz	
Princeton University	
Department of Electrical Engineering	
Brackett Hall, Engineering Quad. Princeton, New Jersey 08540	1
-	_
Mr. Ray Veenkant	
Texas Instruments, Inc. North Central Expressway	
MS 208	
Dallas Texas 75222	1

The second

Mr. William Graham BDS/Technology 7908 Pine Road	1
Wyndmoor, Pennsylvania 19118	τ.
Dr. C. V. Kimball Schlumberger	
Schlumberger Doll Research Center	
P. O. Box 307	
Ridgefield, Connecticut 06877	1
Dr. Wm. Jcbst Code 3443 U.S. Naval Oceanographic Office Bay St. Louis, Mississippi 39522	1
Ccoley Electronics Laboratory	
The University of Michigan	
Ann Arber, Michigan 48109	25

